



# 12V DISK DRIVE SPINDLE & VCM, POWER & CONTROL "COMBO"

PRODUCT PREVIEW

#### **GENERAL**

- 12V (+/- 10%) OPERATION.
- REGISTER BASED ARCHITECTURE
- MINIMUM EXTERNAL COMPONENTS
- BICMOS + VERTICAL DMOS (1.5mm)

#### **VCM DRIVER**

- 1.5A DRIVE CAPABILITY
- 0.9W TOTAL BRIDGE IMPEDANCE AT 25°C
- LINEAR MODE
- PHASE SHIFT MODULATION (PWM MODE)
- INSTANTANEOUS, (GLICH FREE) SWITCH BETWEEN THE 2 MODES
- CLASS AB OUTPUT DRIVERS
- ZERO CROSSOVER DISTORSION
- 14 BIT DAC DEFINE OUTPUT CURRENT
- SELECTABLE TRANSCONDUCTANCE
- 4 PROGRAMMABLE PARKING VOLTAGE
- DYNAMIC BRAKE

#### SPINDLE DRIVER

- 2.0A DRIVE CAPABILITY
- 0.8W TOTAL BRIDGE IMPEDANCE AT 25°C
- BEMF, INTERNAL OR EXTERNAL, PROC-ESSING
- SENSOR-LESS MOTOR COMMUTATION
- PROGRAMMABLE COMMUTATION PHASE DELAY
- LINEAR MODE AND CONSTANT TOFF PWM OPERATION MODE
- INTERNAL FREQUENCY LOCKED LOOP SPEED CONTROL (FLL)
- BEMF RECTIFICATION DURING RETRACT
- BUILT-IN ALIGNAMENT&GO START-UP
- INDUCTIVE SENSING START UP OPTION
- RESYNCHRONIZATION
- DYNAMIC & REVERSE BRAKE
- CONTROLLABLE OUTPUT SLEW RATE

#### **OTHER FUNCTIONS**

- 12V AND 5V MONITORING WITH EXTERNAL SET TRIP POINTS AND HYSTERESIS
- POWER UP/DOWN SEQUENCING

#### **BICMOS TECHNOLOGY**



TQFP44 (10x10mm)

**ORDERING NUMBER: L6269** 

- LOW VOLTAGESENSE
- 3.3V INPUT LOGIC COMPATIBILITY
- THERMAL SHUTDOWN AND PRETHERMAL WARNING

#### **DESCRIPTION**

The L6269 integrates into a single chip both spindle and VCM controllers as well as power stages. The device is designed for 12V disk drive application requiring up to 2.0A of spindle and 1.5A of VCM peak currents.


A serial port with up to 25 MHz capability provides easy interface to the microprocessor. A register controlled Frequency Locked Loop (FLL) allows flexibility in setting the spindle speed. Integrated BEMF processing, digital masking, digital delay, and sequencing minimize the number of external components required.

Power On Reset (POR) circuitry is included. Upon detection of a low voltage condition, POR is asserted, the internal registers are reset, and spindle power circuitry is tri-stated. The BEMF is rectified providing power for actuator retraction followed by dynamic spindle braking.


The device is built in BICMOS technology allowing dense digital/analog circuitry to be combined with a high power DMOS output stage.

April 1999 1/17

#### **BLOCK DIAGRAM**



### **PIN CONNECTION**



5/

## **PIN DESCRIPTION** (Pin Types: D = Digital, P = Power, A = Analog)

N.	Name	Function
1	FCOM	Output of the Spindle zero cross or Current Sense circuit.
2	CTAP	Spindle Central Tap used for differential BEMF sensing.
3	PWM/SLEW	RC network sets the Spindle Linear Slew Rate and PWM OFF-Time.
4	OUT_C	Spindle DMOS Half Bridge Output and Input C for BEMF sensing.
5	I_SENSE	Input to sense the voltage the SPINDLE Sense Resistor.
6	R_SENSE	Output connection for the Motor Current Sense Resistor to ground.
7	OUT_B	Spindle DMOS Half Bridge Output and Input B for BEMF sensing.
8	GND	Spindle Ground (Substrate).
9	R_SENSE	Output connection for the Motor Current Sense Resistor to ground.
10	OUT_A	Spindle DMOS Half Bridge Output and Input A for BEMF sensing.
11	INDEX	Input to allow Spindle to be locked to Index (servo) pulse.
12	BRK_CAP	Storage Capacitor for brake circuit. typically 5.9V.
13	VCC	+12V Power Supply for Spindle Power section.
14	DGND	Digital Ground.
15	SYS_CLK	Clock Frequency for system timers and counters.
16	SDEN	Serial Data Enable. Active high input pin for the serial port enable.
17	SDATA	Serial Port Data. Input/Output pin for serial data, 8bits of instruction/address followed by 8 bits of data. Open pin is at logic low as an input.
18	SCLK	Serial Port Data Clock. Positive edge triggered clock input for the serial data.
19	VDD	Digital/Analog power supply. +5V nominally.
20	V12/2	Reference Output for VCM control loop. Typically, half of the VCC except when parking.
21	FLL_FILTER	Speed loop R/C compensation connection used for FLL mode operation.
22	VCM_CAL	VCM loop offset voltage used for calibration.
23	СР	External Main Charge Pump Capacitor, Typically, Vz+Vcc is about 17.8V
24	CS	External Charge Pump Capacitor.
25	VCC	+12V Power Supply for VCM Power section.
26	VCM_A-	VCM Power Amplifier negative output terminal.
27	SENSE_IN+	Non inverting Input of the Sense Amplifier for VCM block.
28	VCM_GND	Ground for VCM Power section.
29	SENSE_IN-	Inverting Input of the Sense Amplifier for VCM block.
30	VCM_A+	VCM Power Amplifier positive output terminal.
31	VCC	+12V Power Supply for VCM Power section.
32	FLL_RES	Resistor for setting accurate bias current sources for the chip (62K required).
33	SW1	External ISOFET driver.
34	PORB	Power on Reset Output. Low signal indicates the failure of the supplies.
35	TR_5V	Set Point Input for 5V Supply Monitor ( 2V threshold, 100mV Hysteresis)
36	POR_DELAY	Capacitor connection to set the Power on Reset Delay (3V threshold, 2µA charging)
37	SENSE_OUT	Output of the Sense Amplifier.
38	ERROR_OUT	Output of the Error Amplifier.
39	ERROR_IN	Inverting Input of the Error Amplifier.
40	TR_12V	Set Point Input for 12V Supply Monitor (2V threshold, 100mV Hysteresis)
41	DAC	Output of the VCM DAC.
42	AGND	Analog Ground. For bang gap voltage reference.
43	VCC	+12V Power Supply for Spindle Power section.
44	SPN_COMP	External RC network that defines the compensation of the Spindle Transconductance Loop in Linear Mode.

## **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Maximum Supply voltage	-0.5 to 14	V
$V_{dd}$	Maximum Logic supply	-0.5 to 6	V
V <sub>in max</sub>	Maximum digital input voltage	V <sub>dd</sub> +0.3V	V
V <sub>in min</sub>	Minimum digital input voltage	GND - 0.3V	V
SPINDLE I <sub>peak</sub>	Spindle peak sink/source output current	2.1	Α
VCM I <sub>peak</sub>	VCM peak sink/source output current	1.6	Α
P <sub>tot</sub> (*)	Maximum Total Power Dissipation	≈ 2.0	W
T <sub>stg</sub> , T <sub>j</sub>	Maximum Storage/Junction Temperature	-40 to 150	°C

## **THERMAL DATA**

Symbol	Symbol Parameter		Unit
R <sub>th j-case</sub>	Thermal Resistance Junction to Case	≈ 11	°C/W
R <sub>th j-amb</sub> (*)	Thermal Resistance to Junction to ambient	≈ 40	°C/W

<sup>(\*)</sup> In typical application with multilayer 120X120mm Printed Circuit Board

## **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply voltage	10.8 to 13.2	V
$V_{dd}$	Maximum Logic supply	4.5 to 5.5	V
T <sub>amb</sub>	Operating Ambient Temperature	0 to 70	°C
T <sub>j</sub>	Junction Temperature	0 to 125	°C

**ELECTRICAL CHARACTERISTICS** (All specifications are for  $0 < T_{amb} < 70^{\circ}C$ ,  $V_{CC} = 12V$ ;  $V_{DD} = 5V$ ,  $FLL_RES = 62k\Omega$ , unless otherwise specified.)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
POWER SU	IPPLIES					
Vcc	12V Supply		10.8		13.2	V
I <sub>VCC</sub>	V <sub>CC</sub> Current	SPINDLE + VCM		20		mA
		SPINDLE ONLY		7		mA
		VCM ONLY		12		mA
V <sub>rectified</sub>	V <sub>CC</sub> Supply Rectified		3.5		13.2	V
$V_{dd}$	5V supply		4.5		5.5	V
I <sub>Vdd</sub>	5V supply	SPINDLE + VCM		6		mA
		SPINDLE ONLY		7		mA
		VCM ONLY		12		mA

47/

## **ELECTRICAL CHARACTERISTICS** (Continued)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
THERMAL	SENSING					
$T_{SD}$	Shutdown Temperature		150		180	°C
$T_{HYS}$	Hysteresis			60		°C
$T_{EW}$	Early Warning			T <sub>SD</sub> -25		°C
SUPPLY M	ONITOR					
$V_{TR}$	Trip Point	Input Rising	1.92	2	2.08	V
V <sub>HYS</sub>	Hysteresis Voltage	Input falling		100		mV
I <sub>DLY</sub>	Porb Delay Current	TR_5V, TR_12V > V <sub>TR</sub> Vpordly = 2V	1.5	2	2.5	μΑ
R <sub>on_por</sub>	Porb Pull Down Ron	V <sub>dd</sub> > 2V and sink 1mA V <sub>pordly</sub> = 2V			500	Ω
$V_{DLY}$	Porb Dly Threshold	TR_5V, TR_12V > V <sub>TR</sub>	2.5	3.0	3.5	V
I <sub>IN</sub>	Input Current	V <sub>IN</sub> < 4V	-1		1	μΑ
VOLTAGE BOOST						
V <sub>BOOST</sub>	Output Voltage		V <sub>CC</sub> +5		V <sub>CC</sub> +6.3	V
Fosc	Internal Oscillator		130	200	250	kHz
SW1 OUTP	UT		<u> </u>			
R <sub>GATE</sub>	Gate Driver for External Mosfet	Internal Resistor to CP		200		kΩ
$V_{GATE}$	Off Gate State Voltage for External Mosfet	$I_{O} = 1 \text{mA V}_{CC} = 3.5 \text{V}$			0.7	V
DIGITAL LO	OGIC LEVELS		•	•		
V <sub>IH</sub>	Input Logic "1"	V <sub>DD</sub> = 5.5V	2.4			V
V <sub>IL</sub>	Input Logic "0"	V <sub>DD</sub> = 4.5V			0.5	V
V <sub>OH</sub>	Output Logic "1"	I <sub>SOURCE</sub> = 20μA	V <sub>dd</sub> -0.2			V
V <sub>OL</sub>	Output Logic "0"	I <sub>SOURCE</sub> = -400μA			0.4	V
F <sub>SYSCLK</sub>	System Clock			20	25	MHz
VCM, DAC			•	•		
	Resolution			14		Bits
	Differential Linearity	1 LSB Change -Tested By design	-1 -0.5		1 0.5	LSB
	Integral Linearity		9			Bits
	Midscale Offset	Referenced to V <sub>CC</sub> /2	-5		5	mV
T <sub>C</sub>	Convertion Time				5	μs
	Full Scale Voltage	Referenced to V <sub>CC</sub> /2		±1		V
	Full Scale Error		-4		4	%
VCM, ERRO	OR AMPLIFIER					
A <sub>VOL</sub>	Open Loop Gain	DC	50			db
Vos	Input Offset Voltage		-5		5	mV
I <sub>IB</sub>	Input Bias Current		-250		250	nA


## **ELECTRICAL CHARACTERISTICS** (Continued)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
V <sub>ICM</sub>	Input Common Mode Range		V <sub>CC</sub> /2- 0.5		V <sub>CC</sub> /2+ 0.5	V
Vclamp	Output Clamp Voltage	-1mA < I <sub>O</sub> < 1mA Lowside/Highside clamp		V <sub>CC</sub> /2± 2.2V		V
F <sub>ODB</sub>	Unity Gain Bandwidth			10		MHz
VCM, POW	ER STAGE					
R <sub>DS(ON)</sub>	Output ON Resistance (Each device)	$T_j = 25^{\circ}C$ $T_j = 125^{\circ}C$			0.5 0.8	Ω Ω
Io	Operating Current				1.3	Α
I <sub>O(LEAK)</sub>	Output Leakage Current	V <sub>CC</sub> = 14V			1.0	mA
VCM, CURI	RENT SENSE ANPLIFIER		•			
A <sub>V</sub>	Voltage Gain		3.88	4	4.12	V/V
V <sub>ICM</sub>	Input Common Mode Range		-0.3		V <sub>CC</sub> +0.3	V
V <sub>OCM</sub>	Output Common Mode Range	-3mA < I <sub>O</sub> < 3mA	2		V <sub>CC</sub> -2	V
Vos	Output Offset Voltage	SENSE_IN (±) = V <sub>CC</sub> /2	-15		15	mV
F <sub>3dB</sub>	3dB Bandwidth			1		MHz
CMRR	Input Common Mode Rejection		50			dB
PSRR	Power Supply Rejection Ratio		60			dB
VCM, RETR	RACT		•			
Vpark	RETRACT VOLTAGE	PKV_1 = 0 & PKV_2 = 0 PKV_1 = 0 & PKV_2 = 1 PKV_1 = 1 & PKV_2 = 0 PKV_1 = 1 & PKV_2 = 1		850 650 1600 1150		mV mV mV
Tretract	Retract Time limited by the internal oscillator 200kHz	RT0 = 0 & RT1 = 0 RT0 = 0 & RT1 = 1 RT0 = 1 & RT1 = 0 RT0 = 1 & RT1 = 1		320 640 160 320		ms ms ms ms
SPINDLE, I	PWM CURRENT SENSE COMPAR	ATOR				
$T_DLY$	Delay to FCOM Out			200	500	ns
SPINDLE, I	POWER STAGE					
R <sub>DS(ON)</sub>	Output On Resistance (Each device)	$T_j = 25^{\circ}C$ $T_j = 125^{\circ}C$			0.45 0.74	$\Omega$
Io	Start-Up Current				2	Α
I <sub>O(LEAK)</sub>	Output Leakage Current	VCC = 14V			1.0	mA
dV <sub>O</sub> /d <sub>t</sub>	Output Slew Rate (Linear)	$R_{\text{slew}} = 100 \text{k}\Omega$	0.2	0.3	0.5	V/μs
	Output Slew Rate (PWM)	Reg#8Eh, Bit 0 = 0 Reg#8Eh, Bit 0 = 1		10 20		V/μs V/μs
BEMF <sub>MIN</sub>	Minimum BENF Voltage for Detection		20	28	40	mVp-p
$V_{HYS}$	Hysteresis			15		mV
FLL CHAR	GE PUMP OUTPUT					
I <sub>LEAK</sub>	Off State Leakage	0 < VfII_res , 3V	-50		+50	nA

## **ELECTRICAL CHARACTERISTICS** (Continued)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
I <sub>O</sub>	On State Current	FLL_RES = 62kΩ ICP = "1" ICP = "0"	22 80	25 100	32 120	μΑ μΑ
$V_{RCP}$	Current Set Voltage	$FLL_RES = 62k\Omega$	1.18	1.225	1.25	V
CURRENT	SENSE AMPLIFIER					
I <sub>BIAS</sub>	Input Bias Current				2	μΑ
Av	Voltage Gain		3.8	4.0	4.2	V/V
dV <sub>o</sub> /d <sub>t</sub>	Output Slew Rate			20		V/μs
SERIAL PO	PRT					
Symbol	Para	Parameter		Тур.	Max.	Unit
T <sub>SCK</sub>	SCLK Period		40			ns
T <sub>CKL</sub>	SCLK low time		15			ns
T <sub>CKH</sub>	SCLK high time		15			ns
T <sub>SDENS</sub>	Enable to SCLK		35			ns
T <sub>SDENH</sub>	SCLK to disable		20			ns
T <sub>DS</sub>	Data set-up time before rising ed	lge SCLK	10			ns
$T_DH$	Data Hold Time		10			ns
T <sub>SDENL</sub>	Minimum SDEN Low Time		50			ns
T <sub>SDV</sub>	SCLK falling edge (A6) to SDATA	A valid on READ op.	3		10	ns
T <sub>SDV</sub>	SCLK rising edge (D0-D7) to SD	ATA Transition on READ op.	5		35	ns

Figure 1. Serial Port Timing Information.




#### **SERIAL PORT OPERATION**

The serial port interface is a bi-directional port for reading and writing programming data from/to the internal registers of this device. For data transfers SDEN\* is brought high, serial data is presented at the SDATA pin, and a serial clock is applied to the SCLK pin. After the SDEN\* goes high, the first 16 pulses applied to the SCLK pin will shift the data presented at the SDATA pin into an internal shift register on the rising edge of each clock. An internal counter prevents more than 16 bits from being shifted into the register. The data in the shift register is latched after the 16th SCLK pulse. If less than 16 clock pulses are provided before SDEN\* goes low, the data transfer is aborted.

All transfers are shifted into the serial port LSB first. The first byte of the transfer is for R/W and address and instruction information. The first bit is R/W instruction bit, 0 is for WRITE and 1 is for READ. Following 7 bits are Address.

Figure 2. Serial Port Data Transfer Format.



## **INTERNAL REGISTER DEFINITION**

Reg: 0

Name: VCM DAC (High) Register

Type: Write only Address: 0Eh

BIT	LABEL	DESCRIPTION
0	VDAC BIT8	VCM DAC bit 8
1	VDAC BIT9	VCM DAC bit 9
2	VDAC BIT10	VCM DAC bit 10
3	VDAC BIT11	VCM DAC bit 11
4	VDAC BIT12	VCM DAC bit 12
5	VDAC BIT13	MSB resistor ladder of the 14 bit VCM DAC
6	PSM/LINEAR	Selects Voice Coil PSM or Linear Output Current Control. 1=PSM 0=Linear.
7	VCM_CAL	VCM calibration. 1 = Enables VCM control circuits and tristates VCM power transistors.

## VCM DAC (High and Low) Registers

Bit 0 through 5 of the VCM DAC (High) Registers and bit 0 through 7 of the VCM DAC (Low) Registers control the absolute value of the voice coil current. Bit is the sign bit, controlling the current direction. All the 13 bits are part of a resistor divider network.

Note. It is required to write on register 1 to make effective changes on register 0.

Reg:

VCM DAC (Low) Registers Write only Name:

Type: Address: 1Eh

BIT	LABEL	DESCRIPTION
0	VDAC BITO	LSB resistor ladder of the 14 bit VCM DAC
1	VDAC BIT1	VCM DAC bit 1
2	VDAC BIT2	VCM DAC bit2
3	VDAC BIT3	VCM DAC bit3
4	VDAC BIT4	VCM DAC bit4
5	VDAC BIT5	VCM DAC bit5
6	VDAC BIT6	VCM DAC bit6
7	VDAC BIT7	VCM DAC bit7

Reg:

2 Spindle Control Register Write only Name:

Type: Address: 2Eh

BIT	LABEL	DESCRIPTION
0	INCRE_SEQ	A 0 to 1 transition of this bit increments the spindle Sequencer.
1	START_UP	1 = Spindle Internal start up, 0 = Spindle External start up
2	R_SEQ	Reset Spindle sequencer. 1 = Reset sequencer to phase 1.
3	RUN	1 = Start Spindle ALIGN & GO, 0 = Reset Spindle control logic.
4	SPIN_EN	Enable Spindle section. 1 = Enable, 0 = Disable.
5	MEC/ELEC	Specifies electrical or mechanical cycle for Spindle FLL control.  1=Electrical, 0 = Mechanical.
6	PWM/LINEAR	Selects Spindle PWM or Linear Output Current Control. 1 = PWM, 0=Linear.
7	EXT/INT	External or internal Spindle loop feedback. 1 = external feedback via index pin.

Reg:

Spindle Delay Register Write only Name:

Type: Address: 3Eh

BIT	LABEL	DESCRIPTION				
0	MASK_TIME	Spindle BEMF Mask Time. 0 = 15 degree, 1 = 7.5 degree				
1	MIN2	Control Spindle PWM on time	Min 1	Min2	Min. on Time	
			0	0	5.9µs	
2	MIN1		0	1	1.4µs	
			1	0	12µs	
			1	1	5.21μs	
3	8_12_POLE	Selects 8 or 12 pole motors. 1	= 8 pole,	0 = 12 pc	ole.	
4	SD3	Spindle commutation delay MS	ВВ			
5	SD2	Spindle commutation delay bit				
6	SD1	Spindle commutation delay bit				
7	SD0	Spindle commutation delay LS	В			

#### SPINDLE PHASE DELAY

SD3-0 set the phase delay from BEMF zero crossing to the next commutation. The 30 theoretical degree value can be changed to compensate for switching and other delays that are always present. The delay adjustment range is from 1.875 through to 30 electrical degrees in 1.875 degree increments.

Reg: Name: **FLL Coarse Counter Register** 

Type: Write only Address: 4Eh

BIT	LABEL	DESCRIPTION			
0	C4	Bit 4 of Spindle FLL Coarse Counter			
1	C5	Bit 5 of Spindle FLL Coarse Counter			
2	C6	Bit 6 of Spindle FLL Coarse Counter			
3	C7	Bit 7 of Spindle FLL Coarse Counter			
4	C8	Bit 8 of Spindle FLL Coarse Counter			
5	C9	Bit 9 of Spindle FLL Coarse Counter			
6	C10	Bit 10 of Spindle FLL Coarse Counter			
7	C11	MSB of Spindle FLL Coarse Counter			

5 FLL Coarse/Fine Counter Register Write only

Reg: Name: Type: Address: 5Eh

BIT	LABEL	DESCRIPTION		
0	F8	Bit 8 of Spindle FLL Fine Counter		
1	F9	Bit 9 of Spindle FLL Fine Counter		
2	F10	MSB of Spindle FLL Fine Counter		
3		Unused. Set = 0		
4	C0	LSB of Spindle FLL Coarse Counter		
5	C1	Bit 1 of Spindle FLL Coarse Counter		
6	C2	Bit 2 of Spindle FLL Coarse Counter		
7	C3	Bit 3 of Spindle FLL Coarse Counter		

FLL Fine Counter Register Write only 6Eh

Reg: Name: Type: Address:

BIT	LABEL	DESCRIPTION		
0	F0	LSB of Spindle FLL Fine Counter		
1	F1	Bit 1 of Spindle FLL Fine Counter		
2	F2	Bit 2 of Spindle FLL Fine Counter		
3	F3	Bit 3 of Spindle FLL Fine Counter		
4	F4	Bit 4 of Spindle FLL Fine Counter		
5	F5	Bit 5 of Spindle FLL Fine Counter		
6	F6	Bit 6 of Spindle FLL Fine Counter		
7	F7	Bit 7 of Spindle FLL Fine Counter		

7 Spindle Status Register Read only 7Eh

Reg: Name: Type: Address:

BIT	LABEL	DESCRIPTION		
0	THERMAL	Thermal Shutdown = 0 indicates that the chip temperature has exceeded 160°C. The bit will reset (=1) when the temperature falls below 130°C. When Thermal Shutdown =0, the spindle logic will tristate both high and low side drivers, protecting the output circuitry.		
1	THERM_WARN	Thermal Shutdown Warning =0 indicates that the chip temperature is approximately 25°C before the device goes in thermal shut down.		
2	ROTOR_STUCK	0 = A sequential Spindle BEMF has not been detected		
3	FAULT	1 = Rapid deceleration of the Spindle motor or High frequency on FCOM signal.		
4	MASK_TIME	Mask Time toggled to "0" indicates that the Spindle BEMF is masked.		
5	ERROR_LOCK	0 = Indicates error Spindle speed > 16msec/sample, either electrical or mechanical.		
6	ALIGN	0 indicate that the Spindle is in the Internal Start-Up Align Phase.		
7	GO	0 indicate that the Spindle is in the Internal Start-Up Go Phase.		

8 Spindle FLL Register Write only 8Eh

Reg: Name: Type: Address:

BIT	LABEL	DESCRIPTION		
0	SSLEW	Spindle PWM (chopping) Slew Rate. 0 = 10VμS, 1 = 20Vμs		
1	ICP	Spindle FLL Charge pump current. $1 = 25\mu A$ , $0 = 100\overline{\mu}A$ .		
2		Unused. Set = 0.		
3	ISNS	1 = Puts output of the Spindle sense amplifier on FCOM pin and changes limit to roughly 1/3 of normal.		
4	IL1	Adjust maximum voltage on Spindle Rsense		
5	IL0	Adjust maximum voltage on Spindle Rsense		
6	CPL	1 = Spindle FLL Charge pump low		
7	CPH	1 = Spindle FLL Charge pump high		

"ILO"	"IL1"	"ISNS"	V(I_SENSE) LIMIT (±10%)
0	0	0	0.45V
1	0	0	0.50V
0	1	0	0.55V
1	1	0	0.75V
0	0	1	0.15V
1	0	1	0.20V
0	1	1	0.25V
1	1	1	0.30V

System Control Register Write only

Reg: Name: Type: Address: 9Eh

BIT	LABEL	DESCRIPTION			
0	PKV_1	VCM Parking Voltage			
1	PKV_2	VCM Parking Voltage			
2	VR	1 = connects internal VR reference (2V) to level shift Opamp (for Vcm calibration).			
3	RT0 (*)	VCM Retract Time			
4	DOUBLE	1 = Spindle Internal Start-Up Align and Energization time doubled.			
5	VCM_EN	Enable VCM section. 1 = Enable, 0 = Disable.			
6	RT1 (*)	VCM Retract Time			
7	RETRACT	1= VCM retract			

"PKV_1"	"PKV_2"	"PARKING VOLTAGE"	
0	0	0.850V	
0	1	0.650V	
1	0	1.600V	
1	1	1.150V	
"RT0"	"RT1"	"RETRACT TIME"	
0	0	320ms	
0	1	640ms	
1 0		160ms	
1	1	320ms	

<sup>(\*)</sup> When program Retract Time (RT0 and RT1), Bit 2 REG#8Eh must be always written to 0.

10

Test Control Register Write only

Reg: Name: Type: Address: AEh

BIT	LABEL	DESCRIPTION			
0		Unused. Set = 0			
1		Unused. Set = 0			
2		Unused. Set = 0			
3		Unused. Set = 0			
4	FLL_OUT	1 = Spindle Mech/Elec (see bit 5 register 2) output, 0 = Spindle zero crossing output.			
5	REV_BRAKE	Spindle Reverse Brake command. 1 = Brake. "0" has to be reinserted to enable the spindle start up.			
6		Unused. Set = 0			
7	VB/DIS	1 = Disable Vboost			

11 VCM Control Register Write only BEh

Reg: Name: Type: Address:


BIT	LABEL	DESCRIPTION			
0	VCMS	VCM PSM (chopping) Slew Rate. $0 = 10V/\mu s$ , $1 = 20V/\mu s$			
1	VCMH	1 = Forces VCM outputs to be High in PSM mode.			
2	SLEEP	Unused (for future power saving mode).			
3	COMSLEW	Spindle PWM (phase commutation) Slew Rate. $0 = 30V\mu s, 1 = 2V\mu s.$			
4		Unused. Set = 0			
5		Unused. Set = 0			
6		Unused. Set = 0			
7		Unused. Set = 0			

**Reg:** 12

Name: Chip ID Register Type: Read only Address: FFh


BIT	LABEL	DESCRIPTION		
0	ID_REV_0	Minor Revision Bit 0.		
1	ID_REV_1	Minor Revision Bit 1.		
2	ID_REV_2	Minor Revision Bit 2.		
3	ID_REV_3	Minor Revision Bit 3.		
4	ID_REV_4	Minor Revision Bit 0.		
5	ID_REV_5	Minor Revision Bit 1.		
6	ID_REV_6	Minor Revision Bit 2.		
7	ID_REV_7	Minor Revision Bit 3.		


Figure 3. Application Circuit.



DIM.		mm			inch	
Diwi.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
А			1.60			0.063
A1	0.05		0.15	0.002		0.006
A2	1.35	1.40	1.45	0.053	0.055	0.057
В	0.30	0.37	0.45	0.012	0.014	0.018
С	0.09		0.20	0.004		0.008
D		12.00			0.472	
D1		10.00			0.394	
D3		8.00			0.315	
е		0.80			0.031	
Е		12.00			0.472	
E1		10.00			0.394	
E3		8.00			0.315	
L	0.45	0.60	0.75	0.018	0.024	0.030
L1		1.00			0.039	
К	0°(min.), 3.5°(typ.), 7°(max.)					

## OUTLINE AND MECHANICAL DATA





4

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

© 1999 STMicroelectronics - Printed in Italy - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

http://www.st.com

