

1/4 Duty General-Purpose LCD Driver



LC75814V

## Overview


The LC75814V is a 1/4 duty general-purpose LCD driver that can be used for frequency display in electronic tuners under the control of a microcontroller. The LC75814V can drive an LCD with up to 64 segments directly. The LC75814V can also control up to 4 general-purpose output ports. Since the LC75814V uses separate power supply systems for the LCD drive block and the logic block, the LCD driver block power-supply voltage can be set to any voltage in the range 2.7 to 6.0 volts, regardless of the logic block power-supply voltage.

## **Features**

- Support for 1/4 duty 1/2 bias or 1/4 duty 1/3 bias drive of up to 64 segments under serial data control.
- Serial data input supports CCB format communication with the system controller.
- Serial data control of the power-saving mode based backup function and all the segments forced off function
- Serial data control of switching between the segment output port and the general-purpose output port functions
- High generality, since display data is displayed directly without decoder intervention.
- Independent  $V_{LCD}$  for the LCD driver block ( $V_{LCD}$  can be set to any voltage in the range 2.7 to 6.0 volts, regardless of the logic block power-supply voltage.)
- The INH pin can force the display to the off state.
- RC oscillator circuit



unit: mm **3191A-SSOP30** 



- CCB is a trademark of SANYO ELECTRIC CO., LTD.
- CCB is a SANYO's original bus format and all the bus addresses are controlled by SANYO.
- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

SANYO Electric Co., Ltd. Semiconductor Company TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN


# Specifications Absolute Maximum Ratings at Ta = 25°C, $V_{SS}$ = 0 V

Parameter	Symbol	Conditions	Ratings	Unit
	V <sub>DD</sub> max	V <sub>DD</sub>	-0.3 to +7.0	V
Maximum supply voltage	V <sub>LCD</sub> max	V <sub>LCD</sub>	-0.3 to +7.0	V
	V <sub>IN</sub> 1	CE, CL, DI, INH	-0.3 to +7.0	V
Input voltage	V <sub>IN</sub> 2	OSC	-0.3 to V <sub>DD</sub> + 0.3	V
	V <sub>IN</sub> 3	V <sub>LCD</sub> 1, V <sub>LCD</sub> 2	-0.3 to V <sub>LCD</sub> + 0.3	V
	V <sub>OUT</sub> 1	OSC	-0.3 to V <sub>DD</sub> + 0.3	V
Output voltage	V <sub>OUT</sub> 2	S1 to S16, COM1 to COM4, P1 to P4	-0.3 to V <sub>LCD</sub> + 0.3	V
	I <sub>OUT</sub> 1	S1 to S16	300	μA
Output current	I <sub>OUT</sub> 2	COM1 to COM4	3	mA
	I <sub>OUT</sub> 3	P1 to P4	5	mA
Allowable power dissipation	Pd max	Ta = 85°C	100	mW
Operating temperature	Topr		-40 to +85	°C
Storage temperature	Tstg		-55 to +125	°C

## Allowable Operating Ranges at Ta = –40 to +85°C, $V_{SS}$ = 0 ${\bf V}$

				Ratings		
Parameter	Symbol	Conditions	min	typ	max	Unit
Supply valtage	V <sub>DD</sub>	V <sub>DD</sub>	2.7		6.0	V
Supply voltage	V <sub>LCD</sub>	V <sub>LCD</sub>	2.7		6.0	V
Input voltage	V <sub>LCD</sub> 1	V <sub>LCD</sub> 1		$2/3 V_{LCD}$	V <sub>LCD</sub>	V
input voltage	V <sub>LCD</sub> 2	V <sub>LCD</sub> 2		$1/3 V_{LCD}$	V <sub>LCD</sub>	V
Input high level voltage	V <sub>IH</sub>	CE, CL, DI, ĪNH	0.8 V <sub>DD</sub>		6.0	V
Input low level voltage	V <sub>IL</sub>	CE, CL, DI, INH	0		0.2 V <sub>DD</sub>	V
Recommended external resistance	R <sub>osc</sub>	OSC		43		kΩ
Recommended external capacitance	C <sub>OSC</sub>	OSC		680		pF
Guaranteed oscillation range	f <sub>osc</sub>	OSC	25	50	100	kHz
Data setup time	t <sub>ds</sub>	CL, DI: Figure 2	160			ns
Data hold time	t <sub>dh</sub>	CL, DI: Figure 2	160			ns
CE wait time	t <sub>cp</sub>	CE, CL: Figure 2	160			ns
CE setup time	t <sub>cs</sub>	CE, CL: Figure 2	160			ns
CE hold time	t <sub>ch</sub>	CE, CL: Figure 2	160			ns
High level clock pulse width	tøH	CL: Figure 2	160			ns
Low level clock pulse width	tøL	CL: Figure 2	160			ns
Rise time	tr	CE, CL, DI: Figure 2		160		ns
Fall time	t <sub>f</sub>	CE, CL, DI: Figure 2		160		ns
INH switching time	t <sub>c</sub>	INH, CE: Figure 3	10			μs

## **Pin Assignment**




Top view

Symbol	Conditions	min	typ	max	Unit
V <sub>H</sub>	CE, CL, DI, INH		0.1 V <sub>DD</sub>		V
IIH	CE, CL, DI, $\overline{\text{INH}}$ ; V <sub>I</sub> = 6.0 V			5.0	μA
IL	CE, CL, DI, $\overline{INH}$ ; V <sub>I</sub> = 0 V	-5.0			μA
V <sub>OH</sub> 1	S1 to S16; $I_0 = -20 \ \mu A$	$V_{LCD} - 0.9$			V
V <sub>OH</sub> 2	COM1 to COM4; $I_0 = -100 \ \mu A$	$V_{LCD} - 0.9$			V
V <sub>OH</sub> 3	P1 to P4; $I_0 = -1 \text{ mA}$	$V_{LCD} - 0.9$			V
V <sub>OL</sub> 1	S1 to S16; I <sub>O</sub> = 20 µA			0.9	V
V <sub>OL</sub> 2	COM1 to COM4; $I_0 = 100 \mu A$			0.9	V
V <sub>OL</sub> 3	P1 to P4; I <sub>0</sub> = 1 mA			0.9	V
V <sub>MID</sub> 1	COM1 to COM4; 1/2 bias, $I_{O}=\pm100~\mu A$	1/2 V <sub>LCD</sub> - 0.9		1/2 V <sub>LCD</sub> + 0.9	V
V <sub>MID</sub> 2	S1 to S16; 1/3 bias, I <sub>O</sub> = ±20 μA	2/3 V <sub>LCD</sub> - 0.9		2/3 V <sub>LCD</sub> + 0.9	V
V <sub>MID</sub> 3	S1 to S16; 1/3 bias, I <sub>O</sub> = ±20 μA	1/3 V <sub>LCD</sub> - 0.9		1/3 V <sub>LCD</sub> + 0.9	V
V <sub>MID</sub> 4	COM1 to COM4; 1/3 bias, $I_{O}=\pm100~\mu\text{A}$	2/3 V <sub>LCD</sub> – 0.9		2/3 V <sub>LCD</sub> + 0.9	V
V <sub>MID</sub> 5	COM1 to COM4; 1/3 bias, $I_{O}=\pm100~\mu\text{A}$	1/3 V <sub>LCD</sub> – 0.9		1/3 V <sub>LCD</sub> + 0.9	V
fosc	OSC; $R_{OSC} = 43 \text{ k}\Omega$ , $C_{OSC} = 680 \text{ pF}$	40	50	60	kHz
I <sub>DD</sub> 1	V <sub>DD</sub> ; power saving mode			5	μA
I <sub>DD</sub> 2	$V_{DD}$ ; $V_{DD}$ = 6.0 V, output open, fosc = 50 k Hz		230	460	μA
I <sub>LCD</sub> 1	V <sub>LCD</sub> ; power saving mode			5	μA
I <sub>LCD</sub> 2	$V_{LCD}$ ; $V_{LCD} = 6.0$ V, output open 1/2 bias, fosc = 50 k Hz		100	200	μA
I <sub>LCD</sub> 3	$V_{LCD}$ ; $V_{LCD} = 6.0$ V, output open 1/3 bias, fosc = 50 k Hz		60	120	μA
	I <sub>IH</sub> I <sub>IL</sub> V <sub>OH</sub> 1   V <sub>OH</sub> 2   V <sub>OH</sub> 3   V <sub>OL</sub> 1   V <sub>OL</sub> 2   V <sub>OL</sub> 3   V <sub>MID</sub> 1   V <sub>MID</sub> 2   V <sub>MID</sub> 3   V <sub>MID</sub> 4   V <sub>MID</sub> 5   f <sub>OSC</sub> I <sub>DD</sub> 1   I <sub>DD</sub> 2   I <sub>LCD</sub> 1	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Symbol Conditions min typ max $V_H$ CE, CL, DI, $\overline{INH}$ 0.1 V_{DD} 0.1 V_{DD} $I_H$ CE, CL, DI, $\overline{INH}$ ; VI = 6.0 V -5.0 0.1 V_{DD} $I_L$ CE, CL, DI, $\overline{INH}$ ; VI = 0.V -5.0 0.1 V_{DD} $V_{OH}$ S1 to S16; I_o = -20 µA $V_{LCD} - 0.9$ 0.0 $V_{OH}$ 2 COM1 to COM4; I_o = -100 µA $V_{LCD} - 0.9$ 0.9 $V_{OL}$ S1 to S16; I_o = 20 µA 0.9 0.9 $V_{OL}$ S1 to S16; I_o = 100 µA 0.9 0.9 $V_{OL}$ COM1 to COM4; I_o = 100 µA 0.9 0.9 $V_{OL}$ COM1 to COM4; I/a bias, I/a U_{LCD} - 0.9 1/2 V_{LCD} + 0.9 $V_{MD}$ COM1 to COM4; 1/a bias, I/a U_{LCD} - 0.9 2/3 V_{LCD} + 0.9 $V_{MD}$ S1 to S16; 1/3 bias, I/a U_{LCD} - 0.9 1/3 V_{LCD} + 0.9 $V_{MD}$ S1 to S16; 1/a bias, I/a U_{LCD} - 0.9 1/3 V_{LCD} + 0.9 $V_{MD}$ COM1 to COM4; 1/a bias, I/a U_{LCD} - 0.9 1/3 V_{LCD} + 0.9 $V_{MD}$ COM1 to COM4; 1/a bias, I/a U_{LCD} - 0.9 1/3 V_{LCD} + 0.9

**Electrical Characteristics** for the Allowable Operating Ranges


Note: \*1 Excluding the bias voltage generation divider resistors built in the  $V_{LCD}$ 1 and  $V_{LCD}$ 2. (See Figure 1.)





ILC00269

1. When CL is stopped at the low level



#### 2. When CL is stopped at the high level





Figure 2

## **Block Diagram**




## **Pin Functions**

Pin	Pin No.	Function	1	Active	I/O	Handling when unused
S1/P1 to S4/P4 S5 to S16	1 to 4 5 to 16	Segment outputs for displaying the display data tr S1/P1 to S4/P4 can be used as general-purpose of control data.		_	0	Open
COM1 COM2 COM3 COM4	17 to 20	Common driver outputs. The frame frequency $f_0$ is given by: $f_0 = (f_{OSC}/512)$	Hz.	_	0	Open
OSC	26	Oscillator connection An oscillator circuit is formed by connecting an ex	ternal resistor and capacitor to this pin.	-	I/O	V <sub>DD</sub>
CE CL DI	28 29 30	Serial data transfer inputs. These pins are connected to the control microprocessor.	H	I	GND	
ĪNH	27	$\label{eq:states} \begin{array}{l} \mbox{Display off control input} \\ \bullet \mbox{INH} = \mbox{low (V_{SS})}: & \mbox{Off} \\ & \mbox{S1/P1 to S4/P4} = \mbox{Low } \\ & \mbox{(These pins are forcibly set to fixed at the V_{SS} level.)} \\ & \mbox{S5 to S16} = \mbox{Low (V_{SS})}, \\ & \mbox{COM1 to COM4} = \mbox{Low (V_{SS})} \\ \bullet \mbox{INH} = \mbox{high (V_{DD})}: & \mbox{On note that serial data transfers can be performed w} \\ & \mbox{display is forced off by this pin.} \end{array}$	L	I	GND	
V <sub>LCD</sub> 1	23	Used to apply the LCD drive $2/3$ bias voltage exte V <sub>LCD</sub> 2 when $1/2$ bias drive is used.	rnally. This pin must be connected to	-	I	Open
$V_{LCD}2$	24	Used to apply the LCD drive 1/3 bias voltage exte $V_{LCD}$ 1 when 1/2 bias drive is used.	rnally. This pin must be connected to	-	I	Open
V <sub>DD</sub>	21	Logic block power supply. Provide a voltage in the	e range 2.7 to 6.0 V.	-	_	—
V <sub>LCD</sub>	22	LCD driver block power supply. Provide a voltage	in the range 2.7 to 6.0 V.	_		_
V <sub>SS</sub>	25	Ground pin. Connect to ground.		_	_	—


## **Serial Data Transfer Format**

1. When CL is stopped at the low level



ILC00273

2. When CL is stopped at the high level




Note: DD ... Direction data

- CCB address......4FH
- D1 to D64.....Display data
- P0 to P2 .....Segment output port/general-purpose output port switching control data
- DR ......1/2 bias drive or 1/3 bias drive switching control data
- SC.....Segments on/off control data
- BU ......Normal mode/power-saving mode control data

## **Serial Data Transfer Examples**

• When 33 or more segments are used, all 80 bits of the serial data must be sent.



• When fewer than 33 segments are used, only 40 bits of serial data need to be sent. However, the display data D1 to D32 and the control data must be sent.



Note: When fewer than 33 segments are used, transfers such as that shown in the figure below cannot be used.

	8 bits					40 bits																											
	/								< .	/																							
←	1	1	1	1	0	0	1	0	Н	D33	D34	D35		D53	3 D54	D55	D56	6 D57	D58	D59	D60	D61	D62	D63	D64	0	0	0	0	0	0	0	1
	B0	B1	B2	B3	A0	A1	A2	A3																									

## **Control Data Functions**

1. P0 to P2: Segment output port/general-purpose output port switching control data.

These control data bits switch the S1/P1 to S4/P4 output pins between their segment output port and general-purpose output port functions.

C	ontrol d	ata	0	Output pin states					
P0	P1	P2	S1/P1	S2/P2	S3/P3	S4/P4			
0	0	0	S1	S2	S3	S4			
0	0	1	P1	S2	S3	S4			
0	1	0	P1	P2	S3	S4			
0	1	1	P1	P2	P3	S4			
1	0	0	P1	P2	P3	P4			

Note: Sn (n = 1 to 4): Segment output ports

Pn (n = 1 to 4): General-purpose output ports

Also note that when the general-purpose output port function is selected, the output pins and the display data will have the correspondences listed in the tables below.

Output pin	Corresponding display data
S1/P1	D1
S2/P2	D5
S3/P3	D9
S4/P4	D13

For example, if the output pin S4/P4 has the general-purpose output port function selected, it will output a high level  $(V_{LCD})$  when the display data D13 is 1, and will output a low level  $(V_{SS})$  when D13 is 0.

#### 2. DR: 1/2 bias drive or 1/3 bias drive switching control data

This control data bit selects either 1/2 bias drive or 1/3 bias drive.

DR	Drive type
0	1/3 bias drive
1	1/2 bias drive

#### 3. SC: Segments on/off control data

This control data bit controls the on/off state of the segments.

SC	Display state
0	On
1	Off

However, note that when the segments are turned off by setting SC to 1, the segments are turned off by outputting segment off waveforms from the segment output pins.

#### 4. BU: Normal mode/power-saving mode control data

This control data bit selects either normal mode or power-saving mode.

BU	Mode
0	Normal mode
1	Power saving mode (The OSC pin oscillator is stopped, and the common and segment output pins go to the V <sub>SS</sub> level. However, the S1/P1 to S4/P4 output pins that are set to be general-purpose output ports by the control data P0 to P2 can be used as general-purpose output ports.)

Segment output pin	COM1	COM2	СОМЗ	COM4		
S1/P1	D1	D2	D3	D4		
S2/P2	D5	D6	D7	D8		
S3/P3	D9	D10	D11	D12		
S4/P4	D13	D14	D15	D16		
S5	D17	D18	D19	D20		
S6	D21	D22	D24			
S7	D25	D26	D27	D28		
S8	D29	D30	D31	D32		
S9	D33	D34	D35	D36		
S10	D37	D38	D39	D40		
S11	D41	D42	D43	D44		
S12	D45	D46	D47	D48		
S13	D49	D50	D51	D52		
S14	D53	D54	D55	D56		
S15	D57	D58	D59	D60		
S16	D61	D62	D63	D64		


## Display Data to Segment Output Pin Correspondence

Note: This applies to the case where the S1/P1 to S4/P4 output pins are set to be segment output ports.

For example, the table below lists the segment output states for the S11 output pin.


	Display data			
D41	D42	D43	D44	Segment output pin (S11) state
0	0	0	0	The LCD segments corresponding to COM1 to COM4 are off.
0	0	0	1	The LCD segment corresponding to COM4 is on.
0	0	1	0	The LCD segment corresponding to COM3 is on.
0	0	1	1	The LCD segments corresponding to COM3 and COM4 are on.
0	1	0	0	The LCD segment corresponding to COM2 is on.
0	1	0	1	The LCD segments corresponding to COM2 and COM4 are on.
0	1	1	0	The LCD segments corresponding to COM2 and COM3 are on.
0	1	1	1	The LCD segments corresponding to COM2, COM3 and COM4 are on.
1	0	0	0	The LCD segment corresponding to COM1 is on.
1	0	0	1	The LCD segments corresponding to COM1 and COM4 are on.
1	0	1	0	The LCD segments corresponding to COM1 and COM3 are on.
1	0	1	1	The LCD segments corresponding to COM1, COM3 and COM4 are on.
1	1	0	0	The LCD segments corresponding to COM1 and COM2 are on.
1	1	0	1	The LCD segments corresponding to COM1, COM2 and COM4 are on.
1	1	1	0	The LCD segments corresponding to COM1 to COM3 are on.
1	1	1	1	The LCD segments corresponding to COM1 to COM4 are on.

## 1/4 Duty, 1/2 Bias Drive Technique



1/4 Duty, 1/2 Bias Waveforms

#### 1/4 Duty, 1/3 Bias Drive Technique



1/4 Duty, 1/3 Bias Waveforms

ILC00277

## The INH pin and Display Control


Since the IC internal data (the display data D1 to D64 and the control data) is undefined when power is first applied, applications should set the  $\overline{INH}$  pin low at the same time as power is applied to turn off the display (This sets the S1/P1 to S4/P4, S5 to S16, and COM1 to COM4 to the V<sub>SS</sub> level.) and during this period send serial data from the controller. The controller should then set the  $\overline{INH}$  pin high after the data transfer has completed. This procedure prevents meaningless displays at power on. (See Figure 3.)

#### Notes on the Power On/Off Sequences

Applications should observe the following sequence when turning the LC75814V power on and off.

- At power on: Logic block power supply  $(V_{DD})$  on  $\rightarrow$  LCD driver block power supply  $(V_{LCD})$  on
- At power off: LCD driver block power supply  $(V_{LCD})$  off  $\rightarrow$  Logic block power supply  $(V_{DD})$  off

However, if the logic and LCD driver block use a shared power supply, then the power supplies can be turned on and off at the same time.




#### Notes on Controller Transfer of Display Data

Since the LC75814V accept display data (D1 to D64) divided into two separate transfer operations, we recommend that applications transfer all of the display data within a period of less than 30 ms to prevent observable degradation of display quality.

#### **Sample Application Circuit 1**


1/2 Bias (for use with normal panels)



Note: \*2 When a capacitor except the recommended external capacitance (C<sub>OSC</sub> = 680 pF) is connected the OSC pin, we recommend that applications connect the OSC pin with a capacitor in the range 220 to 2200pF.

#### **Sample Application Circuit 2**


1/2 Bias (for use with large panels)



Note: \*2 When a capacitor except the recommended external capacitance ( $C_{OSC} = 680 \text{ pF}$ ) is connected the OSC pin, we recommend that applications connect the OSC pin with a capacitor in the range 220 to 2200 pF.

## **Sample Application Circuit 3**


1/3 Bias (for use with normal panels)



Note: \*2 When a capacitor except the recommended external capacitance (COSC = 680 pF) is connected the OSC pin, we recommend that applications connect the OSC pin with a capacitor in the range 220 to 2200pF.

## Sample Application Circuit 4

1/3 Bias (for use with large panels)



Note: \*2 When a capacitor except the recommended external capacitance (C<sub>OSC</sub> = 680 pF) is connected the OSC pin, we recommend that applications connect the OSC pin with a capacitor in the range 220 to 2200pF.

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of July, 2001. Specifications and information herein are subject to change without notice.