CMOS IC



# LC651306A/04A/02A/01A

# 4-Bit Single-Chip Microcontroller for Small-Scale Control Applications

### **Preliminary**

#### Overview

The LC651306A, LC651304A, LC651302A, LC651301A belong to our 4-bit single-chip microcontroller LC6500 series fabricated using CMOS process technology. They are ideally suited for use in small-scale control applications. Their basic architecture and instruction set are the same. These microcontrollers include an 8-input 8-bit A/D converter and are appropriate for use in a wide range of applications. That range includes applications with a small number of control circuits that were previously implemented in standard logic, and applications with a larger scale such as home appliances, automotive equipment, communications equipment, office equipment, and audio equipment such as decks and players.

#### **Features**

1) CMOS technology for a low-power consumption operation (A standby function that can be invoked under program control is also provided.)

2) ROM/RAM

LC651304A ROM:  $6K \times 8$  bits, RAM:  $256 \times 4$  bits LC651304A ROM:  $4K \times 8$  bits, RAM:  $256 \times 4$  bits LC651302A ROM:  $2K \times 8$  bits, RAM:  $256 \times 4$  bits LC651301A ROM:  $1K \times 8$  bits, RAM:  $256 \times 4$  bits

3) Instruction set: 81 instructions common to all microcontrollers of the LC6500 series

4) Wide operating voltage range: 2.5V to 6.0V

5) Instruction cycle time: 0.92 μs

6) On-chip serial I/O port

- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

7) Flexible I/O port

Number of ports : 5 ports / 18 pins (max.)
All ports : Input / output common

Input / output capacity voltage 15V max. (open-drain specification C and D only)
Output current 20 mA max. sink current (Can drive an LED

directly)

• Support options for system specification

A. Open drain output, pull-up resistor : all ports in bit unit

B. Output level in the reset mode : high/low level for port C and D specified in 4-bit unit

8) Interrupt function

Interrupt by timer overflow (can be tested under program control)

Interrupt by the state of the  $\overline{\text{INT}}$  pin or completion of transmission/reception at serial I/O port (can be tested under program control)

9) Stack level: 8 levels (common use with interrupt)

10) Timer: 4-bit variable prescaler + 8-bit programmable counter

11) Clock oscillation options for user's intended system

• Oscillator circuit options : two-pin RC oscillator

two-pin ceramic oscillator

• Divider circuit options: No divider

built-in divide by 3 built-in divide by 4

- 12) Continuous square wave output (64 times of the cycle time)
- 13) AD converter (successive approximation)
  - Precise conversion (expressed in 8 bits), 8 input channels
- 14) Watchdog timer
  - RC circuit time constant
  - Watchdog timer reset function can be assigned to an external pin by the option.
- 15) Low voltage detection circuit
  - Can be implemented by the option.
- 16) Factory shipment
  - DIP24S, MFP24S, SSOP24


# **Function Table**

	Parameter	LC651306A/04A/02A/01A	LC651154F/1152F	LC651432F/1431F			
Memory	ROM	6144 × 8 bits (1306A) 4096 × 8 bits (1304A) 2048 × 8 bits (1302A)	4096 × 8 bits (1154F) 2048 × 8 bits (1152F)	2048 × 8 bits (1432F) 1024 × 8 bits (1431F)			
	RAM	1024 × 8 bits (1301A) 256 × 4 bits (1306A/04A/02A/01A)	256 × 4 bits (1154/1152F)	128 × 4 bits (1432F) 64 × 4 bit (1431F)			
Instructions	Instruction set	81	80	80			
	Table reference	Supported	Supported	Supported			
On-chip	Interrupt	1 external, 1 internal	1 external, 1 internal	1 external, 1 internal			
functions	Timer	4-bit variable prescaler + 8-bit timers	4-bit variable prescaler + 8-bit timers	4-bit fixed prescaler + 8-bit timers			
	Stack level	8	8	4			
	Standby function	Standby mode by the HALT instruction supported	Standby mode by the HALT instruction	Standby mode by the HALT instruction			
			supported	supported			
I/O ports	Port number	18 I/O port pins	22 I/O port pins	25 I/O port pins (max.)			
	Serial port	Input and output in 4 or 8 bit units	Input and output in 4 or 8 bit units	Input and output in 4 or 8 bit units			
	I/O voltage capacity	15 V max.	15 V max.	15 V max.			
	Output current	10 mA typ. 20 mA max.	10 mA typ. 20 mA max.	10 mA typ. 20 mA max.			
	I/O circuit type	Open drain (N-channel) or pull-up resistor output option can be specified in 1- bit unit					
	Output level at reset	High or low level output of	can be selected in port unit (pe	orts C and D only)			
	Square wave output	Supported	Supported	Supported			
Characteristics	Minimum cycle time	$0.92 \mu s (VDD \ge 2.5 V)$	$0.92 \mu s (VDD \ge 2.5 V)$	$0.92 \mu s (VDD \ge 3 V)$			
	Supply voltage	2.5 to 6 V	2.5 to 6 V	3 to 6 V			
	Supply current	1.5 mA typ.	2 mA typ.	1.5 mA typ.			
Oscillator	Oscillator	RC (800 kHz typ.) Ceramic (400k, 800k,1MHz, 4MHz)	Ceramic 4 MHz	Ceramic 4 MHz			
	Divider circuit option	1/1, 1/3, 1/4	1/1	1/1			
Other items	Package	DIP24S MFP24S SSOP24	DIP30S-D MFP30S SSOP30	DIP30S-D MFP30S SSOP30			
	Watchdog timer	Supported	Supported	Not supported			
	OTP	Only DIP24S MFP24S	Only DIP30S-D MFP30S	Only DIP30S-D MFP30S			

Note: The above oscillator and oscillator circuit constants are tentative. They will be announced as the recommended circuits for these microcontrollers are determined. Please confirm the progress of these developments periodically.


#### **Pin Assignment**

DIP24S, SSOP24, MFP24S



#### **Package Dimension**


(unit : mm) 3067A



SANYO: DIP24S(300mil)

#### **Package Dimension**


(unit : mm) 3175A



SANYO: SSOP24(275mil)

## **Package Dimension**

(unit : mm) 3112A



SANYO: MFP24S(300mil)

## **Pin Functions**

OSC1, OSC2 : Ceramic Oscillator for OSC, RC **TEST** Test RES Reset AD0-AD7 AD converter analog input PA0-3 Common I/O port A0-3 **SQR** Square wave output PC0-3 Common I/O port C0-3 **WDR** Watch Dog Reset pin

PC0-3 : Common I/O port C0-3 WDR : Watch Dog Reset pin
PD0-3 : Common I/O port D0-3 INT : Interrupt Request pin
PE0-1 : Common I/O port E0-1 SI : Serial Input pin
PF0-3 : Common I/O port F0-3 SO : Serial Output pin


SCK : Serial Clock input/output pin

Notes: • SQR and WDR are common with PE0 and PE1 respectively.

 $\bullet$  SI, SO,  $\overline{SCK}$ , and  $\overline{INT}$  are common with PF0 to PF3 respectively.

## **System Block Diagram**

#### LC651306A/1304A/1302A/1301A



RAM Data Memory ROM Program Memory F PC Program Counter Flag WR Working Register INT Interrupt control ACAccumulator IR Instruction Register **ALU** Arithmetic and Logic Unit I.DEC Instruction Decoder DP Data Pointer CF, CSF : Carry Flag, Carry Save Flag Zero Flag, Zero Save Flag Е E register ZF, ZSF : Control register External Interrupt Request Flag CTL **EXTF** 

**TMF** 

Internal Interrupt Request Flag

TM: Timer

OSC

STS : Status register

Oscillation Circuit

#### **Development Support**

The following are currently in the development stage and will soon be available to the user for the development of the LC651306A/04A/02A/01A.

- 1. User's manual
  - Refer to the "LC65F1306A/LC651300 series user's manual."
- 2. Development tool manual
  - Refer to the "EVA86000 Development Tool Manual for 4-bit microcontrollers."
- 3. Software manual
  - "LC65/66 Series Software Manual"
- 4. Development tool
  - a. For program development (EVA86000 system)
  - b. For program evaluation

Microcontroller with Flash ROM (LC65F1306)

#### **Pin Functions**


Symbol	Number of pins	I/O	Function	Option	At reset	Handling when unused
VDD VSS	1 1	-	Power supply	-	-	-
OSC1	1	Input	Pins for connecting system clock oscillation RC or ceramic resonator.	(1) Two-pin RC oscillator, external clock	-	-
OSC2	1	Output	Leave OSC2 open when OSC1 is used for an external clock input	(2) Two-pin ceramic oscillator (3) Divider option 1. No divider 2. Divide by 3 3. Divide by 4		
PA0-PA3/ AD0-AD3	4	I/O	• I/O port A0 to A3 Input in 4-bit unit (IP instruction) Output in 4-bit unit (OP instruction) Testing in 1-bit unit (BP, BNP instructions) Set and reset in 1-bit unit (SPB, RPB instructions) • PA3 is used for standby mode control. • Chattering should not be occurred on the PA3 during HALT instruction execution. • All four pins have shared function. PA0/AD0:AD converter input AD0 PA1/AD1:AD converter input AD1 PA2/AD2:AD converter input AD2 PA3/AD3: converter input AD3	(1) Open-drain output (2) Pull-up resistor (1), (2) can be specified in bit unit.	High-level output (The output N-channel transistors in the off state.)	Select the open-drain output option and connect to VSS.
PC0-PC3	4	I/O	I/O port C0 to C3     The port functions are identical to those of PA0 to PA3 (See note).      The output during a reset can be selected to be either high or low as an option.  Note: This port has no standby mode control function.	(1) Open-drain output (2) Pull-up resistor (3) High level output during reset. (4) Low level output during reset. • (1) and (2) can be specified in bit unit. • (3) and (4) are specified 4 bits at a time	•High-level output. •Low-level output. (Depending on options selected)	Same as PA0 to PA3.
PD0-PD3	4	I/O	•I/O port D0 to D3  The port functions and options are identical to those of PC0 to PC3.	Same as PC0 to PC3.	Same as PC0 to PC3.	Same as PA0 to PA3.

Symbol	Number of pins	I/O	Function	Option	At reset	Handling when unused
PE0-PE1 /WDR	2	I/O	I/O port E0 to E1     Input in 4-bit unit (IP instruction)     Output in 4-bit unit (OP instruction)     Set and reset in 1-bit unit     (SPB and PRB instructions)     Testing in 1-bit unit     (BP and BNP instructions)      PE0 also has a continuous pulse (64 Tcyc) output function.      PE1 becomes the watchdog reset pin WDR when selected as an option.	(1) Open -drain output (2) Pull-up resistor • Options (1) or (2) can be specified in bit unit. (3) Normal port PE1 (4) Watchdog reset WDR • Either options (3) or (4) can be selected.	High level output (The output N-channel transistors in the off state)	Identical to those for PA0 to PA3.
PF0/SI/AD4 PF1/SO/AD5 PF2/ SCK /AD6 PF3/ INT /AD7	4	I/O	IVO port F0 to F3 The port functions and options are identical to those of PE0 to PE1 (See note). PF0 to PF3 have shared functions with the serial interface pins and the INT input. The function can be selected under program control. SL Serial input pin SOSerial output pin SOKInput and output of the serial clock signal. INTInterrupt request signal The serial I/O function can be switched between 4-bit and 8-bit transfers under program control. Note: There is no continuous pulse output function. PF0/AD4: AD converter input AD4 PF1/AD5: AD converter input AD5 PF2/AD6: AD converter input AD6 PF3/AD7: AD converter input AD7	Identical to those for PA0 to PA3.	Identical to those for PA0 to PA3.  The serial port functions are disabled.  The interrupt source is set to INT.	Identical to those for PA0 to PA3.
RES	1	Input	System reset input     Provide an external capacitor for the power-on reset.     Apply low level to this pin for 4 or more clock cycles to reset and restart the program.	-	-	-
TEST	1	Input	Test pin for LSI. This pin must be connected to VSS during normal operation.	-	-	This pin must be connected to VSS.

## **Oscillator Circuit Options**

Option	Circuit	Conditions and notes
External clock	OSC1 L	The OSC2 pin should be left open.
Two-pin RC oscillator	Cext OSC1 OSC Rext	
Ceramic oscillator	C1 OSC1 Ceramic Resonator OSC2 R	

## **Divider Circuit Options**



Note: The following table summarizes the oscillator and divider circuit options. When selecting the divider option, the relationship between frequency and cycle time must be taken into account.

## LC651306A/1304A/1302A/1301A Oscillator Options

Circuit type	Frequency	Divider option (Cycle time)	VDD range	Notes
Ceramic resonator	400 kHz	1/1 (10µs)	2.5 to 6V	Can not be used with the divide-by-three and divide-by-four options.
	800 kHz	1/1 (5μs) 1/3 (15μs) 1/4 (20μs)	2.5 to 6V 2.5 to 6V 2.5 to 6V	
	1 MHz	1/1 (4µs) 1/3 (12µs) 1/4 (16µs)	2.5 to 6V 2.5 to 6V 2.5 to 6V	
	4 MHz	1/1 (1µs) 1/3 (3µs) 1/4 (4µs)	2.5 to 6V 2.5 to 6V 2.5 to 6V	
External clock (used with the 2-pin RC oscillator circuit)	200 k to 4330 kHz 600 k to 4330 kHz 800 k to 4330 kHz	1/1 (20 to 0.92μs) 1/3 (20 to 2.77μs) 1/4 (20 to 3.70μs)	2.5 to 6V 2.5 to 6V 2.5 to 6V	
Two-pin RC	circuit constants. When	ption and the recommended using other constants by and VDD range identical to ove.	2.5 to 6V	
External clock used with the ceramic oscillator option	External clock drive is not po	ossible. To use external clock of	drive, select the 2-	pin RC oscillator option.


## Port C and D Output level Option During Reset

The Output level of the C and D ports at reset can be selected from the following two options in 4-bit unit.

Option	Conditions and notes
High level output at reset	Ports C and D in 4-bit unit
Low level output at reset	Ports C and D in 4-bit unit

## **Port Output Type Option**

The following two options may be selected for the I/O ports individually (bit units).



## **Watchdog Reset Option**

This option allows the user to select how the PE1/WDR pin is to be used. It can be used as the normal port PE1, or used as the watchdog reset pin WDR.

# 1. Absolute Maximum Ratings at Ta=25°C, VSS=0V

Parameter	Symbol	Conditions	Applicable pins and notes	Ratings	unit
Maximum supply voltage	VDD max		VDD	-0.3 to +7.0	V
Output voltage	VO		OSC2	Output voltage generated can be over the maximum limit of the VDD.	
Input voltage	VI (1)		OSC1 (Note 1)	-0.3 to VDD+0.3	
	VI (2)		TEST, RES	-0.3 to VDD+0.3	
I/O voltage	VIO (1)	PC0 to 3, PD0 to 3	AV <sub>+</sub> , AV <sub>-</sub> Open-drain specification ports	-0.3 to +15	
	VIO (2)	PC0 to 3, PD0 to 3	Pull-up resistor specification ports	-0.3 to VDD+0.3	
	VIO (3)	PA0 to 3, PE0, 1, PF0 to 3		-0.3 to VDD+0.3	
Peak output current	IOP		I/O Port	-2 to +20	mA
Average output current	IOA	Average current applied to a pin for 100 ms	I/O Port	-2 to +20	
	ΣIOA(1)	The total current of PC0 to 3, PD0 to 3 and PE0 to 1. (Note 2)	PC0 to 3 PD0 to 3 PE0 to 1	-15 to +100	
	$\Sigma$ IOA(2)	The total current of PF0 to 3 and PA0 to 3. (Note 2)	PF0 to 3 PA0 to 3	-15 to +100	
Maximum power	Pd max (1)	Ta=-40 to +85°C (DIP package)		310	mW
consumption	Pd max (2)	Ta=-40 to +85°C (MFP package)		220	
	Pd max (3)	Ta=-40 to +85°C (SSOP package)		160	
Operating temperature	Topr			-40 to +85	°C
Storage temperature	Tstg			-55 to +125	

# 2. Recommended Operating range at Ta=-40 to +85°C, VSS=0V, VDD=2.5 to 6.0V (Unless otherwise specified)

Parameter	Cumbal	Cond	itions	Applicable		Ratings		unit
Parameter	Symbol	Cond	ILIONS	pins and notes	min.	typ.	max.	unit
Operating supply voltage	VDD			VDD	2.5		6.0	V
Standby supply voltage	VST	RAM and register va	lues retained.	VDD	1.8		6.0	
High level input voltage	VIH(1)	Output Nch Tr. off		Port C, D with open-drain specifications.	0.7VDD		13.5	
	VIH(2)	Output Nch Tr. off		Port C, D with pull-up resistor specifications.	0.7VDD		VDD	
	VIH(3)	Output Nch Tr. off		Port A, E, F	0.7VDD		VDD	
	VIH(4)	Output Nch Tr. off		The INT, SCK, and SI pin with open-drain specifications.	0.8VDD		VDD	
	VIH(5)	Output Nch Tr. off		The INT, SCK, and SI pin with pull-up resistor specifications.	0.8VDD		VDD	
	VIH(6)	VDD=1	.8 to 6V	RES	0.8VDD		VDD	
	VIH(7)	External clock specif	ications	OSC1	0.8VDD		VDD	1
Low level	VIL(1)	Output Nch Tr. off	VDD=4 to 6V	Port	VSS		0.3VDD	1
input voltage	VIL(2)	Output Nch Tr. off	2.5 to 6V	Port	VSS		0.25VDD	
	VIL(3)	Output Nch Tr. off	VDD=4 to 6V	ĪNT, SCK, SI	VSS		0.25VDD	
	VIL(4)	Output Nch Tr. off	2.5 to 6V	INT, SCK, SI	VSS		0.2VDD	
	VIL(5)	External clock specification	VDD=4 to 6V	OSC1	VSS		0.25VDD	
	VIL(6)	External clock specification	2.5 to 6V	OSC1	VSS		0.2VDD	
	VIL(7)		VDD=4 to 6V	TEST	VSS		0.3VDD	
	VIL(8)		2.5 to 6V	TEST	VSS		0.25VDD	
	VIL(9)		VDD=4 to 6V	RES	VSS		0.25VDD	
	VIL(10)		2.5 to 6V	RES	VSS		0.2VDD	
Operating frequency (cycle time)	fop (Tcyc)		VDD=2.5 to 6V		200 (20)		4330 (0.92)	kHz (µs)
External clock conditions	()-/	Fig. 1			(=/	<u> </u>	(****)	(,,,,,)
Frequency	text	115.1	VDD=2.5 to 6V	OSC1	200		4330	kHz
Pulse width	textH, textL		VDD=2.5 to 6V	OSC1	69			ns
Rising/falling time	textR, textF		VDD=2.5 to 6V	OSC1			50	
Recommended oscillation constants Two-pin RC oscillator	Cext Rext	Fig. 2	VDD=2.5 to 6V	OSC1, OSC2		270±5% 5.6±1%		pF kΩ
Ceramic oscillator (Note 4)		Fig. 3				See Table 1		

# 3. Electrical Characteristics at Ta=-40 to +85 $^{\circ}$ C, VSS=0V, VDD=2.5 to 6.0V (Unless otherwise specified)

Parameter		Carrada a 1	Conditions	Applicable pins and		Ratings		unit
	Parameter	Symbol	Conditions	notes	min.	typ.	max.	umit
Inpu	t High level ent	IIH(1)	Output Nch Tr. OFF (including OFF leak current of Nch Tr.) VIN=+13.5V	Port C and D with the open-drain specifications			5.0	μA
		IIH (2)	Output Nch Tr. OFF (including OFF leak current of Nch Tr.) VIN=VDD	Port A, E and G with the open-drain specifications			1.0	
		IIH (3)	When external clock is used, VIN=VDD	OSC1			1.0	
Inpu	t Low level ent	IIL(1)	Output Nch Tr. OFF VIN=VSS	Ports with the open-drain specifications	-1.0			
		IIL(2)	Output Nch Tr. OFF VIN=VSS	Ports with the pull-up resistor specifications	-1.3	-0.35		mA
		IIL(3)	VIN=VSS	RES	-45	-10		μΑ
		IIL(4)	When external clock is used, VIN=VSS	OSC1	-1.0			
Outp volta	out High level	VOH (1)	IOH=-50 μA VDD=4.0 to 6.0V	Ports with the pull-up resistor specifications	VDD-1.2			V
		VOH (2)	IOH=-10 μA	Ports with the pull-up resistor specifications	VDD-0.5			
Outp	out Low level	VOL(1)	IOL=10 mA VDD=4.0 to 6.0 V	Port			1.5	
		VOL(2)	IOL=1 mA, IOL of each Port : 1 mA or less	Port			0.5	
ristics	Hysteresis Voltage	VHIS		RES, INT, SCK, SI, and schmitt specification OSC1		0.1VDD		=
Schmitt characteristics	High level threshold voltage	VtH		(Note 5)	0.4VDD		0.8VDD	
Schmit	Low level threshold voltage	VtL			0.2VDD		0.6VDD	
	nt consumption -pin RC oscillator	EDDOR (1)	Output N-channel transistors are off when operating     Port = VDD	VDD		1.5	4	mA
Cam	mic oscillator	IDDOP (1)	• Fig. 2, fosc=800 kHz (typical)	VDD		2.0	6	
Cera	ume oscinator	IDDOP (2) IDDOP (3)	Fig. 3, 4 MHz, no divider  Fig. 3, 4 MHz, divide-by-three circuit	VDD		1.5	5	-
		IDDOP (4)	• Fig. 3, 4 MHz, divide-by-four circuit	VDD		1.5	4	-
		IDDOP (5)	• Fig. 3, 400 kHz	VDD		1.0	2.5	1
		IDDOP (6)	• Fig. 3, 800 kHz	VDD		1.5	4	1
Exte	rnal clock	IDDOP (7)	• 200 kHz to 4330 kHz, no divider	VDD		2.0	6	
		IDDOP (8)	600 kHz to 4330 kHz, divide-by-three circuit     800 kHz to 4330 kHz, divide-by-four circuit	VDD		1.5	5	
Stan	dby mode	IDDst	circuit Output N-channel VDD=6V transistor off,	VDD		0.05	10	μΑ
			Ports=VDD VDD=2.5V	VDD		0.025	5	


Parameter	Symbol	ibol Conditions	Pin	Ratings			unit
	5,	Conditions		min.	typ.	max.	
Oscillation characteristics Ceramic resonator Frequency	fCFOSC (Note 7)	• Fig. 3 fo=400kHz • Fig. 3 fo=800kHz • Fig. 3 fo=1MHz • Fig. 3 fo=4MHz, with no divider,	OSC1,OSC2 OSC1,OSC2 OSC1,OSC2 OSC1,OSC2	392 784 980 3920	400 800 1000 4000	408 816 1020 4080	kHz
Oscillation stabilizing time (Note 8)	tCFS	divide-by-three, or divide-by-four circuit  • Fig. 4 fo=400kHz  • Fig. 4 fo=800kHz, 1MHz, or 4MHz, with no divider, divide-by-three, or divide-by-four circuit				10 10	ms
Two-pin RC oscillator frequency	fMOSC	<ul> <li>Fig. 2 Cext=270pF±5%</li> <li>Fig. 2 Rext=5.6kΩ±1%</li> </ul>	OSC1, OSC2	587	800	1298	kHz
Pull-up resistance I/O port	RPP	Output N-channel transistors off     VIN=VSS VDD=5V	Pull-up resistor specification port	8	14	30	ΚΩ
RES	Ru	VIN=VSS VDD=5V	RES	200	500	800	
External reset characteristics Reset time	tRST				See Fig.5		
Pin capacitance	Ср	f=1MHz, Pins except for tested pins, VIN=VSS			10		pF
Serial clock Input clock Cycle time	tCKCY(1)	Fig. 6	SCK	2.0			μs
Output clock Cycle time	tCKCY(2)	Fig. 6	SCK		64×tCYC (Note 9)		1
Input clock low level pulse width	tCKL(1)	Fig. 6	SCK	0.6			1
Output clock low level pulse width	tCKL(2)	Fig. 6	SCK		32×tCYC		
Input clock high level pulse width	tCKH(1)	Fig. 6	SCK	0.6			
Output clock high level pulse width	tCKH(2)	Fig. 6	SCK		32×tCYC		
Serial input Data setup time Data hold time	tICK tCKI	Specified for the rising edge of SCK Fig. 6	SI SI	0.2			1
Serial output Output delay time	tCKO	<ul> <li>Specified for the falling edge of SCK</li> <li>Select only Nch OD option, and add external 1kΩ resistor and external 50pF capacitor.</li> <li>Fig. 6</li> </ul>	so			0.4	

Parameter		Symbol	Symbol Conditions		Applicable pins	Ratings			unit
		Symbol	Conditions	VDD[V]	and notes	min.	typ.	max.	uiiit
Pulse Peri	output od	tPCY	• Fig.7		PE0		64×TCYC		μs
Hig	h level pulse width	tPH	• TCYC=4 × system clock		PE0		32×TCYC ±10%		
Low	level pulse width	tPL	• Select only Nch OD option, and add external 1kΩ resistor and external 50pF capacitor.		PE0		32×TCYC ±10%		-
	Resolution			3 to 6			8		bit
	Absolute precision		AV <sub>+</sub> =VDD AV <sub>-</sub> =VSS				±1	±2	LSB
cteristics	Conversion time	TCAD	When AD speed is 1/1=26*TCYC			24 (TCYC= 0.92μs)		312 (TCYC =12μs)	μs
A/D converter characteristics			When AD speed is 1/2=51*TCYC			47 (TCYC= 0.92μs)		612 (TCYC =12µs)	-
onver	Analog input voltage range	VAIN			AD0 to AD7	VSS		VDD	V
A/D o	Analog port input current	IAIN	Including the output off leakage current. VAIN=VDD VAIN=VSS		AD0 to AD7 (The shared I/O function ports have open-drain specification)	-1		1	μΑ
	Recommended	Cw	When PE1 is using open-drain	3 to 6	WDR		0.1±5%		μF
	constants	Rw	When PE1 is using open-drain		WDR		680±1%		kΩ
	(Note 10)	R1	When PE1 is using open-drain		WDR		100±1%		Ω
L L	Clear time (discharge)	tWCT	Fig.8		WDR	100			μs
Watch dog timer	Clear period (charge)	tWCCY	Fig.8		WDR	36			ms
gop	Recommended	Cw	When PE1 is using open-drain	2.5 to 6	WDR		0.01±5%		μF
atch	constants (Note 10)	Rw	When PE1 is using open-drain		WDR		680±1%		kΩ
≥	(Note 10)	Rl	When PE1 is using open-drain		WDR		100±1%		Ω
	Clear time (discharge)	tWCT	Fig.8		WDR	10			μs
	Clear period (charge)	tWCCY	Fig.8		WDR	4.2			ms

#### Notes:

- (1) When oscillated internally under the oscillating conditions in Fig.3, generated voltage can be over the maximum limit of the VDD.
- (2) Average for 100 ms period.
- (3) Operating supply voltage VDD must be held until the microcontroller enters in the standby mode after the execution of the HALT instruction. Any chattering should not be generated at the PA3 pin during the HALT instruction execution cycle.
- (4) Recommended circuit constants that are verified by the oscillator manufacturer, using oscillator characteristic evaluation board selected by SANYO.
- (5) The OSC1 pin will have schmitt characteristics when external clock oscillator or the two-pin RC oscillator is selected as an oscillation option.
- (6) These are the results of testing using the value at each part on the Fig.3 circuit which is recommended by SANYO. These results do not include the current applied to the output transistor, nor the current applied to the transistor with a pull-up resistor on the LSI.
- (7) fCFOSC is the frequency when the values in table 1 are used.
- (8) This indicates the elapsed time that is required before the oscillation becomes stable after the VDD exceeds the minimum limit of the operation supply voltage.

- (9) TCYC=4×system clock period
- (10) When used in an environment that may result in condensation, note that a current leakage between PE1 and adjacent pins or a current leakage at external integration circuit using R and C could occur.






Figure 1 External Clock Input Waveform




Figure 2 Two-pin RC Oscillator Circuit




Figure 3 Ceramic Resonator Circuit




Figure 4 Oscillation Stabilizing Time

Table 1 Recommended Ceramic Resonator constants

Data will be added once evaluation has been completed.




Figure 5 Reset Circuit

(Note) If measured from the instant the voltage level reaches the lowest limit of the operating VDD (i.e. not including the rising time), the reset time when CRES=0.1  $\mu F$  is used should be between 10 ms to 100 ms.




Figure 6 Serial I/O Timing





Figure 7 Port PE0 Pulse Output Timing



tWCCY: Charge time made by the external Cw, Rw, and RI time constants tWCT: Discharge time made by program control

Figure 8 Watchdog Timer Waveform

RC Oscillator Characteristic of LC651306A/1304A/1302A/1301A							
Data will be added once evaluation has been completed.							


### **Notes on Circuit Board Design**

This section provides advice and countermeasures to prevent microcontroller noise problem when designing circuit boards using these microcontrollers intended for a mass production. These design techniques are effective to prevent and avoid the defects (e.g. malfunctions of the microcontroller or a runaway program) caused by noise.

#### 1. VDD, VSS: Power Supply Pins

Add capacitors between the VDD and VSS pins so that they meet the following conditions.

- The VDD line and the VSS line to the two capacitors (C1 and C2) should be as similar in length as possible (L1=L1', L2=L2'), and should be as short as possible.
- Add the larger capacitor to 'C1' position and smaller capacitor to 'C2' position. The VDD and VSS lines on the circuit board should be thicker than any other lines.



#### 2. OSC1, OSC2: Clock I/O Pins

- When the ceramic resonator option is selected: (Figure 2-1)
  - The length of the lines (Losc in Fig.2-1) between the clock I/O pins (input: OSC1, output: OSC2) and the external components should be as short as possible.
  - The length of the lines (Lvss+L1 or L2) between each capacitor and the VSS pin should be as short as possible.
  - The VSS line for the oscillation circuit and the VSS line for other functions should be branched as close as possible to the microcontroller's VSS pin.
  - Oscillation constants written in this specification sheet (such as the capacitor C1, C2 and the damping resistor Rd) may have to be changed and the frequency should be adjusted, depending on the pattern capacity of the circuit board. For further information, contact the oscillator manufacturer
- When two-pin RC oscillator option is selected: (Figure 2-2)
  - The length of the lines (Losc) between the clock I/O pins (input: OSC1, output: OSC2) and the external components (capacitor Cext, resistor Rext) should be as short as possible.
  - The length of the line (Lvss+Lc) between the capacitor and the VSS pin should be as short as possible.
  - The VSS line for the oscillation circuit and the VSS line for other functions should be branched as close as possible to the microcontroller's VSS pin.
- When the external oscillation option is selected: (Figure 2-3)
  - The length of the line (Losc) between the clock input pin (OSC1) and the external oscillator should be as short as possible.
  - The clock output pin (OSC2) should be opened.
  - The length of the line between the VSS and the external oscillator, and the length of the line between the VDD and the external oscillator should be as short as possible.




Figure 2-1. Sample Oscillation Circuit 1 (Ceramic resonator)




Figure 2-2. Sample Oscillation Circuit 2 (Two-pin RC Oscillator)




Figure 2-3. Sample Oscillation Circuit 3 (External Oscillator)

#### • Other note on all oscillator circuit:

• Place the lines for signals that can easily change suddenly, high amplitude signals connected to the higher capacity voltage (+15 V) ports, and powerful current supplies as far as possible from the oscillation circuit, and do not cross these lines with lines that have relevance to the clock.

#### 3. RES: Reset Pin

- The length of line (Lres) between the  $\overline{RES}$  pin and the external circuit should be as short as possible.
- The length of lines (L1 and L2) between the RES pin and the capacitor (Cres), and the VSS and the capacitor should be as short as possible.




Figure 3. RES Pin Patterns

#### 4. TEST: Test Pin

- The length of line (L) between the VSS and the TEST pin should be as short as possible.
- The TEST pin and the VSS pin should be connected as close as possible to the VSS pin.




Figure 4. Test Pin Patterns

#### 5. AD0 to AD7: Analog Input Pins

The connection for the analog input pins, such as A/D converter input pins and comparator input pin, should meet the following conditions.

- The length of the line (L1) between the damping resistor (R1) and each analog pin should be as short as possible.
- The capacitor added between each analog pin and AV- pin (base voltage input pin for A/D converter) should be located as close as possible to the AV- input pin.




Figure 5. Analog Input Pins Patterns

#### 6. I/O Pins

All I/O pins on these microcontrollers have both input and output function.

• When used as an input pin, add a damping resistor and keep the length of the line to that pin as short as possible. [Supplement]

In addition to the above techniques in designing a circuit board, the following options and programming methods are also effective in preventing defects (such as malfunction or a runaway program) in the microcontroller.

• If signals are input from external sources when the microcontroller power supply is unstable, select the higher capacity voltage (N-channel open drain) output type for the input pin, and add a damping resistor close to the pin.

- When the external signals are input to pins, key chattering must be removed.
- The data should be output periodically from the pins using the output instruction, OP or SPB.
- To read the data input to the I/O common pins, the output value should be set to '1' using the output instruction, OP or SPB.

#### 7. Unused Pins

• See each microcontroller's users manual or the final edition of the specification sheet.

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of September, 2000. Specifications and information herein are subject to change without notice.