## INTEGRATED CIRCUITS

## DATA SHEET

# **74LVT86**3.3V Quad 2-input exclusive-OR gate

Product specification

1996 Sep 10

IC24 Data Handbook






## 3.3V Quad 2-input exclusive-OR gate

## **74LVT86**

#### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS $T_{amb} = 25^{\circ}C;$ $GND = 0V$	TYPICAL	UNIT	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay An or Bn to Yn	$C_L = 50pF;$ $V_{CC} = 3.3V$	3.4 3.5	ns	
C <sub>IN</sub>	Input capacitance	V <sub>I</sub> = 0V or 3.0V	3	pF	
I <sub>CCL</sub>	Total supply current	Outputs Low; V <sub>CC</sub> = 3.6V	1	mA	


#### **PIN CONFIGURATION**



#### **PIN DESCRIPTION**

PIN NUMBER	SYMBOL	NAME AND FUNCTION
1, 2, 4, 5, 9, 10, 12, 13	A <sub>n</sub> , B <sub>n</sub>	Data inputs
3, 6, 8, 11	Yn	Data outputs
7	GND	Ground (0V)
14	V <sub>CC</sub>	Positive supply voltage

#### **LOGIC DIAGRAM**




#### **FUNCTION TABLE**

INP	JTS	OUTPUT					
Dna	Dnb	Qn					
L	L	L					
L	Н	Н					
Н	L	Н					
Н	Н	L					


#### NOTES:

H = High voltage levelL = Low voltage level

#### LOGIC SYMBOL (IEEE/IEC)



#### **LOGIC SYMBOL**



#### ORDERING INFORMATION

CITE EIGHT CITTING TOTAL				
PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
14-Pin Plastic SO	-40°C to +85°C	74LVT86 D	74LVT86 D	SOT108-1
14-Pin Plastic SSOP	-40°C to +85°C	74LVT86 DB	74LVT86 DB	SOT337-1
14-Pin Plastic TSSOP	-40°C to +85°C	74LVT86 PW	74LVT86PW DH	SOT402-1

## 3.3V Quad 2-input exclusive-OR gate

74LVT86

#### **ABSOLUTE MAXIMUM RATINGS<sup>1, 2</sup>**

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V <sub>CC</sub>	DC supply voltage		-0.5 to +4.6	V
I <sub>IK</sub>	DC input diode current	V <sub>I</sub> < 0	-50	mA
VI	DC input voltage <sup>3</sup>		-0.5 to +7.0	V
I <sub>OK</sub>	DC output diode current	V <sub>O</sub> < 0	-50	mA
V <sub>OUT</sub>	DC output voltage <sup>3</sup>	Output in Off or High state	-0.5 to +7.0	V
	DC output outront	Output in High state	-32	A
lout	DC output current	Output in Low state	64	mA
T <sub>stg</sub>	Storage temperature range		-65 to 150	°C

#### NOTES:

#### **RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	LIM	UNIT	
STWIBUL	PARAMETER	MIN	MAX	UNII
V <sub>CC</sub>	DC supply voltage	2.7	3.6	V
V <sub>I</sub>	Input voltage	0	5.5	V
$V_{IH}$	High-level input voltage	2.0		V
$V_{IL}$	Low-level Input voltage		0.8	V
I <sub>OH</sub>	High-level output current		-20	mA
I <sub>OL</sub>	Low-level output current		32	mA
Δt/Δν	Input transition rise or fall rate; Outputs enabled		10	ns/V
T <sub>amb</sub>	Operating free-air temperature range	-40	+85	°C

Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.

3. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

## 3.3V Quad 2-input exclusive-OR gate

74LVT86

#### DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions Voltages are referenced to GND (ground = 0V)

			ı						
SYMBOL	PARAMETER	TEST CONDITIONS	Temp = -	UNIT					
			MIN	TYP1	MAX				
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = 2.7V; I <sub>IK</sub> = -18mA			-1.2	V			
		$V_{CC} = 2.7 \text{ to } 3.6 \text{V}; I_{OH} = -100 \mu\text{A}$	V <sub>CC</sub> -0.2						
V <sub>OH</sub>	High-level output voltage	$V_{CC} = 2.7V; I_{OH} = -6mA$	2.4			V			
		$V_{CC} = 3.0V; I_{OH} = -20mA$	2.0						
		V <sub>CC</sub> = 2.7V; I <sub>OL</sub> = 100μA			0.2				
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = 2.7V; I <sub>OL</sub> = 24mA			0.5	V			
		V <sub>CC</sub> = 3.0V; I <sub>OL</sub> = 32mA			0.5				
	Input leakage current	$V_{CC} = 0 \text{ or } 3.6V; V_I = 5.5V$			10	^			
I <sub>I</sub>	при теакаде ситеп:	$V_{CC} = 3.6V$ ; $V_I = V_{CC}$ or GND			±1	μΑ			
I <sub>OFF</sub>	Output off current	$V_{CC} = 0V$ ; $V_I$ or $V_O = 0$ to 4.5V			±100	μΑ			
I <sub>CCH</sub>	Quiescent supply current	$V_{CC} = 3.6V$ ; Outputs High, $V_{I} = GND$ or $V_{CC}$ , $I_{O} = 0$			0.02	mA			
I <sub>CCL</sub>	Quiescent supply current	$V_{CC}$ = 3.6V; Outputs Low, $V_{I}$ = GND or $V_{CC}$ , $I_{O}$ = 0		1	2	IIIA			
Δl <sub>CC</sub>	Additional supply current per input pin <sup>2</sup>	$V_{CC}$ = 3V to 3.6V; One input at $V_{CC}$ –0.6V, Other inputs at $V_{CC}$ or GND			0.2	μА			
C <sub>I</sub>	Input capacitance	V <sub>I</sub> = 3V or 0		3		pF			

#### **AC CHARACTERISTICS**

GND = 0V;  $t_R$  =  $t_F$  = 2.5ns;  $C_L$  = 50pF,  $R_L$  = 500 $\Omega$ ;  $T_{amb}$  = -40°C to +85°C.

SYMBOL	PARAMETER	WAVEFORM	V <sub>CC</sub>	$_{2}$ = 3.3V $\pm$ 0	V <sub>CC</sub> = 2.7V	UNIT	
			MIN	TYP <sup>1</sup>	MAX	MAX	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay An or Bn to Yn (other input Low)	1	1.0 1.0	3.0 3.5	4.2 5.1	5.3 5.6	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay An or Bn to Yn (other input High)	2	1.0 1.0	3.4 3.1	5.2 4.2	6.3 4.4	ns

#### NOTE:

All typical values are at V<sub>CC</sub> = 3.3V and T<sub>amb</sub> = 25°C.
 This is the increase in supply current for each input at the specified voltage level other than V<sub>CC</sub> or GND.


<sup>1.</sup> All typical values are at  $V_{CC}$  = 3.3V and  $T_{amb}$  = 25°C.

## 3.3V Quad 2-input exclusive-OR gate


74LVT86

#### **AC WAVEFORMS**

 $V_{M} = 1.5V$ ,  $V_{IN} = GND$  to 2.7V





Waveform 1. Propagation Delay for Non-Inverting Outputs



Waveform 2. Propagation Delay for Inverting Outputs

#### **TEST CIRCUIT AND WAVEFORMS**





#### **DEFINITIONS**

- R<sub>L</sub> = Load resistor; see AC CHARACTERISTICS for value.
- $C_L = Load$  capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
- $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.

FAMILY	IN	INPUT PULSE REQUIREMENTS											
	Amplitude	Rep. Rate	t <sub>W</sub>	t <sub>R</sub>	t <sub>F</sub>								
74LVT	2.7V	≤10MHz	500ns	≤2.5ns	≤2.5ns								

SV00022


1996 Sep 10 5

## 3.3V Quad 2-input exclusive-OR gate

74LVT86

### SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



#### DIMENSIONS (Inch dimensions are derived from the original men dimensions)

UNIT	A max	4,	Az	43	PP	ė	<b>o</b> m)	€III	•	HE	١	Lp	Ģ	>	4	y	<b>Z</b> (1)	1.
mm	1.75	0.25 0.10	145 125	0.25	0.45 0.00	0.25 0.19	8.75 8.∞	4.0 3.0	1 27	52 58	į.	1.0 U,a	0.7 0.6	0 25	0.25	01	07 00	g°
inches		00048 00039		0.61		0.0049 0.0075		0 1t 0 15	0.050	023 023	0.041		0.028 0.024	0 01	0.01	0.004	0+Q9 0012	్

#### Note

1. Healistor metal profusions of 0.15 mm maximum per side are not included

OUTLINE		REFER	EUROPEAN	IBBUE DATE			
YERBION	IEC	1EDE¢	EITJ	PROJECTION	IBOUE DATE		
SOT108-1	076E06S	M5-012AB		<b>□ ◎</b>	<del>91 08 19</del> 95-01-29		


1996 Sep 10 6

## 3.3V Quad 2-input exclusive-OR gate

74LVT86

SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm

SOT337-1



UNIT	A mox.	Α,	A:	4,	Þρ	ε	Olul	€01	•	HE	L	Lp	à	٧	~	y	201	1.
mm	20	0.21 0.05	180 165	0.25	0.08 0.25	0.20 0.09	00 64	5.4 5.2	0.65	70 76	125	1.03 0.63	0.9 0.7	0.2	0.10	9.1	14 09	O <sub>D</sub>

#### Nove

1. Plastic or metal profusions of 0.25 mm maximum particle are not included

OUTLINE		REFER	EUROPEAN	IBBUE DATE			
VERBION	IEC	1EDE¢	EIT1		PROJECTION	IBBUEDATE	
GOT007-1		MO-150AB			<b>□</b>	<del>95 82 94</del> 96-01-19	


1996 Sep 10 7


## 3.3V Quad 2-input exclusive-OR gate


74LVT86


TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm


SOT402-1











#### DIMENSIONS (mm are the original cimenalone)

UNIT	A Max	4,	Α,	۵,	b <sub>P</sub>	٠	оm	를열	•	H <sub>e</sub>	L	L <sub>P</sub>	a	٧	₩	¥	<b>Z</b> (0)	"
mm	1.10	0.15 0.05	0.03 080	0.25	0.00 0.19	07	5.1 4.9	4.5 4.3	0.65	66 02	1.0	0.75 0.59	04 03	02	0 13	0.1	0.72 0.38	e° o°

#### Notes

- 1. Plastic or metal profissions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead provisions of 0.25 mm maximum per side are not included

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
YERSION	IEC	IEC JEDEC EI4J				ISSUE DATE	
SQT402-1		MO-150			€∃�	<del>- 94 07 42</del> 95-14-04	

## 3.3V Quad 2-input exclusive-OR gate

74LVT86

**NOTES** 

## 3.3V Quad 2-input exclusive-OR gate

74LVT86

DEFINITIONS					
Data Sheet Identification	Product Status	Definition			
Objective Specification	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.			
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Phillips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.			
Product Specification	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.			

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 Philips Semiconductors and Philips Electronics North America Corporation register eligible circuits under the Semiconductor Chip Protection Act.

© Copyright Philips Electronics North America Corporation 1996

All rights reserved. Printed in U.S.A.