INTEGRATED CIRCUITS

DATA SHEET

74LV257Quad 2-input multiplexer (3-State)

Product specification Supersedes data of 1997 Jun 06 IC24 Data Handbook





Quad 2-input multiplexer (3-State)

74LV257

FEATURES

- Optimized for low voltage applications: 1.0 to 3.6 V
- ullet Accepts TTL input levels between V_{CC} = 2.7 V and V_{CC} = 3.6 V
- Typical V_{OLP} (output ground bounce) < 0.8 V at V_{CC} = 3.3 V, T_{amb} = 25°C
- Typical V_{OHV} (output V_{OH} undershoot) > 2 V at V_{CC} = 3.3 V, T_{amb} = 25°C
- Non-inverting data path
- Output capability: bus driver
- I_{CC} category: MSI

DESCRIPTION

The 74LV257 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HC/HCT257.

The 74LV257 is a quad 2-input multiplexer with 3-state outputs, which select 4 bits of data from two sources and are controlled by a common data select input (S). The data inputs from source 0 (1I $_0$ to 4I $_0$) are selected when input S is LOW and the data inputs from source 1 (1I $_1$ to 4I $_1$) are selected when S in HIGH. Data appears at the outputs (1Y to 4Y) in true (non-inverting) from the selected inputs. The 74LV257 is the logic implementation of a 4-pole, 2-position switch, where the position of the switch is determined by the logic levels applied to S. The outputs are forced to a high impedance OFF-state when $\overline{\text{OE}}$ is HIGH.

The logic equations for the outputs are:

$$1Y = \overline{OE} \times (1I_1 \times S + 1I_0 \times \overline{S})$$

$$2Y = \overline{OE} \times (2I_1 \times S + 2I_0 \times \overline{S})$$

$$3Y = \overline{OE} \times (3l_1 \times S + 3l_0 \times \overline{S})$$

$$4Y = \overline{OE} \times (4I_1 \times S + 4I_0 \times \overline{S})$$

QUICK REFERENCE DATA

GND = 0 V; $T_{amb} = 25^{\circ}C$; $t_r = t_f \le 2.5 \text{ ns}$

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t _{PHL} /t _{PLH}	Propagation delay nl ₀ , nl ₁ to nY S to nY	C _L = 15 pF; V _{CC} = 3.3 V	10 14	ns
C _I	Input capacitance		3.5	pF
C _{PD}	Power dissipation capacitance per gate	$V_I = GND \text{ to } V_{CC}^1$	30	pF

NOTE:

 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$ where:

 f_i = input frequency in MHz; C_L = output load capacitance in pF;


 f_0 = output frequency in MHz; V_{CC} = supply voltage in V;

 $\sum (C_L \times V_{CC}^2 \times f_0) = \text{sum of the outputs.}$

ORDERING INFORMATION

	-				
PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	PKG. DWG. #	
16-Pin Plastic DIL	−40°C to +125°C	74LV257 N	74LV257 N	SOT38-4	
16-Pin Plastic SO	−40°C to +125°C	74LV257 D	74LV257 D	SOT109-1	
16-Pin Plastic SSOP Type II	−40°C to +125°C	74LV257 DB	74LV257 DB	SOT338-1	
16-Pin Plastic TSSOP Type I	-40°C to +125°C	74LV257 PW	74LV257PW DH	SOT403-1	

PIN CONFIGURATION



PIN DESCRIPTION

PIN NUMBER	SYMBOL	FUNCTION
1	S Common data select input	
2, 5, 11, 14	2, 5, 11, 14	
3, 6, 10, 13	1l ₁ to 4l ₁	Data inputs from source 1
4, 7, 9, 12	1Y to 4Y	3-state multiplexer outputs
8	GND	Ground (0 V)
15	ŌĒ	3-State output enable input (active LOW)
16 V _{CC}		Positive supply voltage


^{1.} C_{PD} is used to determine the dynamic power dissipation (P $_{D}$ in $\mu W)$

Product specification Philips Semiconductors


Quad 2-input multiplexer (3-State)

74LV257

LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



FUNCTION TABLE

	INPUTS								
ŌĒ	S	nl ₀	nl ₁	nY					
Н	Х	Х	Х	Z					
L	Н	Х	L	L					
L	Н	Х	Н	Н					
L	L	L	Х	L					
L	L	Н	Х	Н					


NOTES:

HIGH voltage level L = LOW voltage level


X = Z = don't care

high impedance OFF-state

LOGIC DIAGRAM



FUNCTIONAL DIAGRAM



Quad 2-input multiplexer (3-State)

74LV257

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
V _{CC}	DC supply voltage	See Note 1	1.0	3.3	3.6	V
VI	Input voltage		0	ı	V _{CC}	V
Vo	Output voltage		0	ı	V _{CC}	V
T _{amb}	Operating ambient temperature range in free air	See DC and AC characteristics	-40 -40		+85 +125	°C
t _r , t _f	Input rise and fall times	$V_{CC} = 1.0V \text{ to } 2.0V$ $V_{CC} = 2.0V \text{ to } 2.7V$ $V_{CC} = 2.7V \text{ to } 3.6V$	- - -	_ _ _	500 200 100	ns/V

NOTE

ABSOLUTE MAXIMUM RATINGS^{1, 2}

In accordance with the Absolute Maximum Rating System (IEC 134). Voltages are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		-0.5 to +4.6	V
± I _{IK}	DC input diode current	$V_{I} < -0.5 \text{ or } V_{I} > V_{CC} + 0.5V$	20	mA
± I _{OK}	DC output diode current	$V_{O} < -0.5 \text{ or } V_{O} > V_{CC} + 0.5V$	50	mA
± I _O	DC output source or sink current – bus driver outputs	$-0.5V < V_O < V_{CC} + 0.5V$	35	mA
± I _{GND} , ± I _{CC}	DC V _{CC} or GND current for types with – bus driver outputs		70	mA
T _{stg}	Storage temperature range		-65 to +150	°C
P _{TOT}	Power dissipation per package – plastic DIL – plastic mini-pack (SO) – plastic shrink mini-pack (SSOP and TSSOP)	for temperature range: -40 to +125°C above +70°C derate linearly with 12 mW/K above +70°C derate linearly with 8 mW/K above +60°C derate linearly with 5.5 mW/K	750 500 400	mW

NOTES:

^{1.} The LV is guaranteed to function down to V_{CC} = 1.0V (input levels GND or V_{CC}); DC characteristics are guaranteed from V_{CC} = 1.2V to V_{CC} =3.6V.

^{1.} Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

^{2.} The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

Quad 2-input multiplexer (3-State)

74LV257

DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

					LIMITS			اـــــــــــــــــــــــــــــــــ
SYMBOL	PARAMETER	TEST CONDITIONS	-4	0°C to +85	5°C	-40°C to	+125°C	דואט
			MIN	TYP ¹	MAX	MIN	MAX	
		V _{CC} = 1.2 V	0.9			0.9		
V_{IH}	HIGH level Input voltage	V _{CC} = 2.0 V	1.4			1.4		V
	Tonago	V _{CC} = 2.7 to 3.6 V	2.0			2.0		1
		V _{CC} = 1.2 V			0.3		0.3	
V _{IL} LOW level Input voltage		V _{CC} = 2.0 V			0.6		0.6	V
	Vollago	V _{CC} = 2.7 to 3.6 V			0.8		0.8	1
VoH HIGH level output voltage; all outputs		$V_{CC} = 1.2 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; -I_O = 100 \mu A$		1.2				
		$V_{CC} = 2.0 \text{ V}; V_I = V_{IH} \text{ or } V_{IL;} -I_O = 100 \mu A$	1.8	2.0		1.8		
		$V_{CC} = 2.7 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; -I_O = 100 \mu A$	2.5	2.7		2.5		7 °
		$V_{CC} = 3.0 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; -I_O = 100 \mu A$	2.8	3.0		2.8		1
V _{OH}	HIGH level output voltage; BUS driver outputs	V _{CC} = 3.0 V; V _I = V _{IH} or V _{IL} ; -I _O = 8mA	2.40	2.82		2.20		V
		$V_{CC} = 1.2 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu\text{A}$		0				
	LOW level output	$V_{CC} = 2.0 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu\text{A}$		0	0.2		0.2	
V_{OL}	voltage; all outputs	$V_{CC} = 2.7 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu\text{A}$		0	0.2		0.2	7 '
		$V_{CC} = 3.0 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu\text{A}$		0	0.2		0.2	1
V _{OL}	LOW level output voltage; BUS driver outputs	$V_{CC} = 3.0 \text{ V}; V_{I} = V_{IH} \text{ or } V_{IL}; I_{O} = 8\text{mA}$		0.20	0.40		0.50	V
I _I	Input leakage current	$V_{CC} = 3.6 \text{ V}; V_I = V_{CC} \text{ or GND}$			1.0		1.0	μА
I _{OZ}	3-State output OFF-state current	V_{CC} = 3.6 V; V_I = V_{IH} or V_{IL} ; V_O = V_{CC} or GND			5		10	μА
I _{CC}	Quiescent supply current; MSI	$V_{CC} = 3.6 \text{ V}; V_I = V_{CC} \text{ or GND}; I_O = 0$			20.0		160	μА
Δl _{CC}	Additional				500		850	μА

5

NOTE:

^{1.} All typical values are measured at T_{amb} = 25°C.

Quad 2-input multiplexer (3-State)

74LV257

AC CHARACTERISTICS

GND = 0V; $t_r = t_f \le 2.5 ns$; $C_L = 50 pF$; $R_L = 1 K\Omega$

			CONDITION			LIMITS			
SYMBOL	PARAMETER	WAVEFORM	CONDITION	_	40 to +85 °	C	-40 to -	+125 °C	UNIT
			V _{CC} (V)	MIN	TYP ¹	MAX	MIN	MAX	
			1.2		65				
l	Propagation delay nl ₀ to nY		2.0		22	43		51	
t _{PHL} /t _{PLH}	nl ₁ to nY	Figure 1	2.7		16	31		38	ns
		[3.0 to 3.6		12 ²	25		30	
		Figure 1	1.2		85				
tt	Propagation delay		2.0		29	56		66	ns
t _{PHL} /t _{PLH}	S to nY		2.7		21	41		49	
			3.0 to 3.6		16 ²	33		39	
			1.2		60				
t	3-State output enable time	Figure 2	2.0		20	39		46	ns
t _{PZH} /t _{PZL}	OE to nY	Figure 2	2.7		15	29		34	115
		1 [3.0 to 3.6		11 ²	23		27	
			1.2		65				
t _{PHZ} /t _{PLZ}	3-State output disable time	Figure 2	2.0		24	40		49	
	OE to nY	Figure 2	2.7		18	32		37	ns
			3.0 to 3.6		14 ²	26		30	

NOTES:

- 1. Unless otherwise stated, all typical values are measured at $T_{amb} = 25^{\circ}C$
- 2. Typical values are measured at V_{CC} = 3.3 V.

AC WAVEFORMS

$$\begin{split} &V_{M} = 0.5 \times V_{CC} \text{ at } V_{CC} < 2.7 \text{ V} \\ &V_{M} = 1.5 \text{ V at } V_{CC} \ge 2.7 \text{ V} \\ &V_{X} = V_{OL} + 0.3 \text{ V at } V_{CC} \ge 2.7 \text{ V} \\ &V_{X} = V_{OL} + 0.1 \times V_{CC} \text{ at } V_{CC} < 2.7 \text{ V} \\ &V_{Y} = V_{OH} - 0.3 \text{ V at } V_{CC} \ge 2.7 \text{ V} \end{split}$$

 $V_Y = V_{OH} - 0.1 \times V_{CC}$ at $V_{CC} < 2.7 \ V$ V_{OL} and V_{OH} are the typical output voltage drop that occur with the output load.




Figure 1. Input (S, nl_0 , nl_1) to output (nY) propagation delays.




Figure 2. 3-State enable and disable times.

Quad 2-input multiplexer (3-State)

74LV257

TEST CIRCUIT





Figure 3. Load circuitry for switching times.

Quad 2-input multiplexer (3-State)

74LV257

DIP14: plastic dual in-line package; 14 leads (300 mil)

SOT27-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	С	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	ME	Мн	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.13	0.53 0.38	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.2
inches	0.17	0.020	0.13	0.068 0.044	0.021 0.015	0.014 0.009	0.77 0.73	0.26 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.087

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE	
VERSION	IEC JEDEC EIAJ		PROJECTION	ISSUE DATE	
SOT27-1	050G04	MO-001AA			92-11-17 95-03-11

Quad 2-input multiplexer (3-State)

74LV257

SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	Α1	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Ø	v	w	у	Z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	8.75 8.55	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.0098 0.0039	0.057 0.049	0.01		0.0098 0.0075	0.35 0.34	0.16 0.15	0.050	0.24 0.23	0.041	0.039 0.016		0.01	0.01	0.004	0.028 0.012	0°

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.


OUTLINE		REFER		EUROPEAN	ISSUE DATE		
OUTLINE VERSION SOT108-1	IEC	JEDEC	PROJECTION	ISSUE DATE			
SOT108-1	076E06\$	MS-012AB				91-08-13 95-01-23	

Quad 2-input multiplexer (3-State)

74LV257

SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm

SOT337-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	рb	c	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	٧	w	у	Z ⁽¹⁾	θ
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.4 0.9	8° 0°

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC		PROJECTION	1930E DATE	
SOT337-1		MO-150AB				95-02-04 96-01-18


Quad 2-input multiplexer (3-State)


74LV257


TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm


SOT402-1











DIMENSIONS (mm are the original dimensions)

UNIT	A max.	Α1	A ₂	A ₃	bp	С	D ⁽¹⁾	E (2)	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.72 0.38	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	1550E DATE
SOT402-1		MO-153				-94-07-12 95-04-04

Quad 2-input multiplexer (3-State)

74LV257

DEFINITIONS							
Data Sheet Identification	Product Status	Definition					
Objective Specification	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.					
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Phillips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.					
Product Specification	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.					

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 05-96

Document order number: 9397-750-04441

Let's make things better.

Philips Semiconductors



