September 1998

54ACTQ16244 16-Bit Buffer/Line Driver with TRI-STATE Outputs

# National Semiconductor


# 54ACTQ16244 16-Bit Buffer/Line Driver with TRI-STATE<sup>®</sup> Outputs

#### **General Description**

The 'ACTQ16244 contains sixteen non-inverting buffers with TRI-STATE outputs designed to be employed as a memory and address driver, clock driver, or bus oriented transmitter/ receiver. The device is nibble controlled. Each nibble has separate TRI-STATE control inputs which can be shorted together for full 16-bit operation.

The 'ACTQ16244 utilizes NSC Quiet Series technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series® features GTO® output control for superior performance.

#### Logic Symbol



#### **Pin Description**

| Pin Names  | Description                      |  |  |  |
|--|----------------------------------|--|--|--|
| ŌĒn  | Output Enable Input (Active Low) |  |  |  |
| I <sub>0</sub> -I <sub>15</sub><br>O <sub>0</sub> -O <sub>15</sub> | Inputs                           |  |  |  |
| O <sub>0</sub> -O <sub>15</sub>                                    | Outputs                          |  |  |  |

#### Features

- Utilizes NSC FACT Quiet Series technology
- Guaranteed simultaneous switching noise level and
- dynamic threshold performanceSeparate control logic for each byte and nibble
- Separate control logic for each byte and high
  16-bit version of the 'ACTQ244
- Outputs source/sink 24 mA
- Outputs source/sink 24 mA
- Standard Microcircuit Drawing (SMD) 5962-9561901

### **Connection Diagram**

#### Pin Assignment for CERPAK

|                   |    | · · ·      |    |                    |
|-------------------|----|------------|----|--------------------|
| 0E1 -             | 1  | $\bigcirc$ | 48 | - OE <sub>2</sub>  |
| °0 —              | 2  |            | 47 | — I <sub>0</sub>   |
| 0 <sub>1</sub> —  | 3  |            | 46 | <u>-</u> ч         |
| gnd 🗕             | 4  |            | 45 | - GND              |
| 0 <sub>2</sub> —  | 5  |            | 44 | - I <sub>2</sub>   |
| 0 <sub>3</sub> —  | 6  |            | 43 | - I <sub>3</sub>   |
| v <sub>cc</sub> – | 7  |            | 42 | — v <sub>cc</sub>  |
| 0 <sub>4</sub> —  | 8  |            | 41 | - 1 <sub>4</sub>   |
| 0 <sub>5</sub> —  | 9  |            | 40 | — I <sub>5</sub>   |
| gnd 🗕             | 10 |            | 39 | - GND              |
| ° <sub>6</sub> —  | 11 |            | 38 | — I <sub>6</sub>   |
| 0 <sub>7</sub> —  | 12 |            | 37 | - 1 <sub>7</sub>   |
| 0 <sub>8</sub> —  | 13 |            | 36 | — I <sub>8</sub>   |
| 0 <sub>9</sub> —  | 14 |            | 35 | — I <sub>9</sub>   |
| gnd —             | 15 |            | 34 | — GND              |
| 0 <sub>10</sub> — | 16 |            | 33 | — I <sub>10</sub>  |
| 0 <sub>11</sub> — | 17 |            | 32 | - 4 <sub>1</sub>   |
| v <sub>cc</sub> – | 18 |            | 31 | -v <sub>cc</sub>   |
| 0 <sub>12</sub> — | 19 |            | 30 | - 1 <sub>1 2</sub> |
| 0 <sub>13</sub> — | 20 |            | 29 | - 1 <sub>1 3</sub> |
| gnd —             | 21 |            | 28 | — GND              |
| 0 <sub>14</sub> — | 22 |            | 27 | - I <sub>14</sub>  |
| 0 <sub>15</sub> — | 23 |            | 26 | - 1 <sub>15</sub>  |
| 0E <sub>4</sub> - | 24 |            | 25 |                    |
|                   |    |            | DS | 010925-2           |

GTO<sup>TM</sup> is a trademark of National Semiconductor Corporation. TRI-STATE® is a registered trademark of National Semiconductor Corporation. FACT<sup>TM</sup> and FACT Quiet Series<sup>TM</sup> are trademarks of Fairchild Semiconductor Corporation.

© 1998 National Semiconductor Corporation DS010925

www.national.com

## **Functional Description**

The 'ACTQ16244 contains sixteen non-inverting buffers with TRI-STATE standard outputs. The device is nibble (4 bits) controlled with each nibble functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation. The TRI-STATE outputs are controlled by an Output Enable ( $\overline{OE}_n$ ) input for each nibble. When  $\overline{OE}_n$  is LOW, the outputs are in 2-state mode. When  $\overline{OE}_n$  is HIGH, the outputs are in the high impedance mode, but this does not interfere with entering new data into the inputs.

## **Truth Tables**

•


| Inputs          |                                 | Outputs                         |
|-----------------|---------------------------------|---------------------------------|
| OE <sub>1</sub> | I <sub>0</sub> –I <sub>3</sub>  | 0 <sub>0</sub> -0 <sub>3</sub>  |
| L               | L                               | L                               |
| L               | Н                               | н                               |
| Н               | Х                               | Z                               |
| Inj             | Outputs                         |                                 |
| OE <sub>3</sub> | I <sub>8</sub> –I <sub>11</sub> | 0 <sub>8</sub> -0 <sub>11</sub> |
|                 |                                 |                                 |
| L               | L                               | L                               |

|                   |                                  | 1                                |  |
|-------------------|----------------------------------|----------------------------------|--|
| Ir                | Inputs                           |                                  |  |
| $\overline{OE}_3$ | I <sub>8</sub> –I <sub>11</sub>  | 0 <sub>8</sub> -0 <sub>11</sub>  |  |
| Н                 | Х                                | Z                                |  |
| Ir                | puts                             | Outputs                          |  |
| 0E <sub>2</sub>   | I <sub>4</sub> -I <sub>7</sub>   | 04-07                            |  |
| L                 | L                                | L                                |  |
| L                 | Н                                | н                                |  |
| Н                 | Х                                | Z                                |  |
| Inputs            |                                  | Outputs                          |  |
| OE₄               | I <sub>12</sub> –I <sub>15</sub> | 0 <sub>12</sub> -0 <sub>15</sub> |  |
| L                 | L                                | L                                |  |
| L                 | н                                | н                                |  |
| н                 | х                                | Z                                |  |

H = High Voltage Level L = Low Voltage Level X = Immaterial

Z = High Impedance

# Logic Diagram



#### Absolute Maximum Ratings (Note 1)

Storage Temperature

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications

| Distributors for availability and specifications. |                                 |   |  |  |
|---|---------------------------------|---|--|--|
| Supply Voltage (V <sub>CC</sub> )                 | -0.5V to +7.0V                  |   |  |  |
| DC Input Diode Current (I <sub>IK</sub> )         |                                 |   |  |  |
| $V_{I} = -0.5V$                                   | –20 mA                          |   |  |  |
| $V_{I} = V_{CC} + 0.5V$                           | +20 mA                          |   |  |  |
| DC Output Diode Current (I <sub>OK</sub> )        |                                 |   |  |  |
| $V_{O} = -0.5V$                                   | –20 mA                          | 1 |  |  |
| $V_{O} = V_{CC} + 0.5V$                           | +20 mA                          |   |  |  |
| DC Output Voltage (V <sub>O</sub> )               | –0.5V to V <sub>CC</sub> + 0.5V |   |  |  |
| DC Output Source/Sink Current (I <sub>O</sub> )   | ±50 mA                          |   |  |  |
| DC V <sub>CC</sub> or Ground Current              |                                 | t |  |  |
| per Output Pin                                    | ±50 mA                          |   |  |  |
| Junction Temperature                              |                                 | 1 |  |  |
| C-DIP   | +175°C                          |   |  |  |
|   |                                 |   |  |  |

#### **Recommended Operating** Conditions

| Supply Voltage (V <sub>CC</sub> )                |                        |
|--|------------------------|
| 'ACTQ  | 4.5V to 5.5V           |
| Input Voltage (V <sub>I</sub> )                  | 0V to $V_{CC}$         |
| Output Voltage (V <sub>O</sub> )                 | 0V to $V_{CC}$         |
| Operating Temperature (T <sub>A</sub> )          |                        |
| 54ACTQ   | –55°C to +125°C        |
| Minimum Input Edge Rate (dV/dt)                  |                        |
| 'ACTQ Devices                                    | 125 mV/ns              |
| V <sub>IN</sub> from 0.8V to 2.0V                |                        |
| V <sub>CC</sub> @ 4.5V, 5.5V                     |                        |
| Note 1: Absolute maximum ratings are those value | as beyond which damage |

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACT™ circuits outside databook specifications.

#### DC Electrical Characteristics for 'ACTQ Family Devices

-65°C to +150°C

| Symbol           | Parameter                       | V <sub>cc</sub> | 54ACTQ                           | Units | Conditions                               |
|------------------|---------------------------------|-----------------|----------------------------------|-------|--|
|                  |                                 | (V)             | T <sub>A</sub> = -55°C to +125°C | 1     |  |
|                  |                                 |                 | Guaranteed Limits                |       |  |
| V <sub>IH</sub>  | Minimum High                    | 4.5             | 2.0                              | V     | V <sub>OUT</sub> = 0.1V                  |
|                  | Input Voltage                   | 5.5             | 2.0                              |       | or $V_{CC} - 0.1V$                       |
| VIL              | Maximum Low                     | 4.5             | 0.8                              | V     | $V_{OUT} = 0.1V$                         |
|                  | Input Voltage                   | 5.5             | 0.8                              |       | or $V_{CC} - 0.1V$                       |
| V <sub>он</sub>  | Minimum High                    | 4.5             | 4.4                              | V     | I <sub>OUT</sub> = -50 μA                |
|                  | Output Voltage                  | 5.5             | 5.4                              |       |  |
|                  |                                 |                 |                                  |       | (Note 2)                                 |
|                  |                                 |                 |                                  |       | $V_{IN} = V_{IL} \text{ or } V_{IH}$     |
|                  |                                 | 4.5             | 3.70                             | V     | I <sub>OH</sub> = -24 mA                 |
|                  |                                 | 5.5             | 4.70                             |       | I <sub>OH</sub> = -24 mA                 |
| V <sub>OL</sub>  | Maximum Low                     | 4.5             | 0.1                              | V     | Ι <sub>ΟUT</sub> = 50 μΑ                 |
|                  | Output Voltage                  | 5.5             | 0.1                              |       |  |
|                  |                                 |                 |                                  |       | (Note 2)                                 |
|                  |                                 |                 |                                  |       | $V_{IN} = V_{IL} \text{ or } V_{IH}$     |
|                  |                                 | 4.5             | 0.50                             | V     | I <sub>OH</sub> = 24 mA                  |
|                  |                                 | 5.5             | 0.50                             |       | I <sub>OH</sub> = 24 mA                  |
| l <sub>oz</sub>  | Maximum TRI-STATE               | 5.5             | ±10.0                            | μΑ    | $V_{I} = V_{IL}, V_{IH}$                 |
|                  | Leakage Current                 |                 |                                  |       | $V_{O} = V_{CC}, GND$                    |
| IN               | Maximum Input                   | 5.5             | ±1.0                             | μA    | $V_{I} = V_{CC}, GND$                    |
|                  | Leakage Current                 |                 |                                  |       |  |
| сст              | Maximum I <sub>CC</sub> /Input  | 5.5             | 1.6                              | mA    | $V_{I} = V_{CC} - 2.1V$                  |
| cc               | Max Quiescent                   | 5.5             | 160.0                            | μA    | V <sub>IN</sub> = V <sub>CC</sub> or GNE |
|                  | Supply Current                  |                 |                                  |       | (Note 5)                                 |
| I <sub>old</sub> | Minimum Dynamic                 | 5.5             | 50                               | mA    | V <sub>OLD</sub> = 1.65V Max             |
|                  | Output Current                  |                 | 50                               | mA    | V <sub>OHD</sub> = 3.85V Mir             |
| I <sub>онр</sub> | (Note 3)                        |                 |                                  |       | *OHD 0.00 V WIII                         |
| V <sub>OLP</sub> | Quiet Output                    | 5.0             | 0.8                              | V     |  |
|                  | Maximum Dynamic V <sub>OL</sub> |                 |                                  |       | (Notes 4, 5)                             |
| V <sub>OLV</sub> | Quiet Output                    | 5.0             | -0.8                             | V     |  |
|                  | Minimum Dynamic V <sub>OL</sub> |                 |                                  |       | (Notes 4, 5)                             |

# DC Electrical Characteristics for 'ACTQ Family Devices (Continued)

Note 3: Maximum test duration 2.0 ms; one output loaded at a time.

**Note 4:** Maximum number of outputs that can switch simultaneously is n. (n - 1) outputs are switched LOW and one output held LOW. **Note 5:** Maximum number of outputs that can switch simultaneously is n. (n - 1) outputs are switched HIGH and one output held HIGH. **Note 6:** Max number of data inputs (n) switching. (n - 1) input switching 0V to 3V ('ACTQ) input under test switching 3V to threshold (V<sub>ILD</sub>)

# **AC Electrical Characteristics**


| Symbol           | Parameter                      | V <sub>cc</sub><br>(V)<br>(Note 7) | 54ACTQ<br>T <sub>A</sub> =<br>-55°C to +125°C<br>C <sub>L</sub> = 50 pF |      | Units |
|------------------|--------------------------------|------------------------------------|---|------|-------|
|                  |                                |                                    | Min   | Max  |       |
| t <sub>PLH</sub> | Propagation Delay              |                                    | 2.5   | 10.0 |       |
| t <sub>PHL</sub> | $A_n$ , $B_n$ to $B_n$ , $A_n$ | 5.0                                | 2.5   | 9.5  | ns    |
| t <sub>PZH</sub> | Output Enable                  | 5.0                                | 2.5   | 9.5  | ns    |
| t <sub>PZL</sub> | Time                           |                                    | 2.5   | 10.5 |       |
| t <sub>PHZ</sub> | Output Disable                 | 5.0                                | 2.0   | 9.5  | ns    |
| t <sub>PLZ</sub> | Time                           |                                    | 2.0   | 9.5  |       |


Note 7: Voltage Range 5.0 is 5.0V ±0.5V.

# Capacitance

.

| Symbol          | Parameter                        | Тур | Units | Conditions      |
|-----------------|----------------------------------|-----|-------|-----------------|
| CIN             | Input Pin Capacitance            | 4.5 | pF    | $V_{CC} = 5.0V$ |
| C <sub>PD</sub> | Power Dissipation<br>Capacitance | 95  | pF    | $V_{CC} = 5.0V$ |





National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.