DESCRIPTION

The MITSUBISHI Mobile FLASH M5M29GB/T161BWG are 3.3V-only high speed 16,777,216-bit CMOS boot block Flash Memories with alternating BGO (Back Ground Operation) feature. The BGO feature of the device allows Program or Erase operations to be performed in one bank while the device simultaneously allows Read operations to be performed on the other bank. This BGO feature is suitable for mobile and personal computing, and communication products. The M5M29GB/T161BWG are fabricated by CMOS technology for the peripheral circuits and DINOR(Divided bit line NOR) architecture for the memory cells, and are available in 6x8-balls CSP (0.75mm ball pitch).

FEATURES

Organization		1048,576 word x 16bit (M5M29GB/T161BWG)
Supply voltage		. Vcc = 2.7~3.6V
 Access time 		90ns (Max.)
 Power Dissipation 	1	
Read		54 mW (Max. at 5MHz)
(After Automat	ic Power saving) ·······	0.33μW (typ.)
Program/Erase	e	· 126 mW (Max.)
Standby		· 0.33μW (typ.)
Deep power dowr	n mode ······	· 0.33μW (typ.)
 Auto program for 	Bank(I)	,
Program Time		4ms (typ.)
Program Unit		
(Byte Prog	ram)	. 1word
(Page Prog	gram)	. 128word
 Auto program for 	Bank(II)	
Program Time		· 4ms (typ.)
Program Unit		· 128word
 Auto Erase 		
Erase time		40 ms (typ.)
Erase Unit		(2)
Bank(I) Boo	ot Block	. 16Kword x 1
Para	ameter Block ·····	· 16Kword x 7
Bank(II) Mai	n Block ·····	· 32Kword x 28

•	Boot Block	
	M5M29GB161BWG	Bottom Boot
	M5M29GT161BWG	Top Boot

Other Functions

Soft Ware Command Control
Selective Block Lock
Erase Suspend/Resume
Program Suspend/Resume
Status Register Read
Alternating Back Ground Program/Erase Operation
Between Bank(II) and Bank(II)


Package


7mm x 8.5mm CSP (Chip Scale Package)
- 6 x 8 balls, 0.75mm ball pitch

APPLICATION

Digital Cellular Phone
Telecommunication
Mobile Computing Machine
PDA (Personal Digital Assistance)
Car Navigation System
Video Game Machine

PIN CONFIGURATION (TOP VIEW)





M5M29GB/T161BWG (16 bit version)

16,777,216-BIT (1048,576-WORD BY16-BIT) CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY

FUNCTION

The M5M29GB/T161BWG includes on-chip program/erase control circuitry. The Write State Machine (WSM) controls block erase and byte/page program operations. Operational modes are selected by the commands written to the Command User Interface (CUI). The Status Register indicates the status of the WSM and when the WSM successfully completes the desired program or block erase operation.

A Deep Powerdown mode is enabled when the RP# pin is at GND, minimizing power consumption.

Read

The M5M29GB/T161BWG has three read modes, which accesses to the memory array, the Device Identifier and the Status Register. The appropriate read command are required to be written to the CUI. Upon initial device powerup or after exit from deep powerdown, the M5M29GB/T161BWG automatically resets to read array mode. In the read array mode, low level input to CE# and OE#, high level input to WE# and RP#, and address signals to the address inputs (A19-A0:M5M29GB/T161BWG) output the data of the addressed location to the data input/output (D15-D0:M5M29GB/T161BWG).

Write

Writes to the CUI enables reading of memory array data, device identifiers and reading and clearing of the Status Register. They also enable block erase and program. The CUI is written by bringing WE# to low level, while CE# is at low level and OE# is at high level. Address and data are latched on the earlier rising edge of WE# and CE#. Standard micro-processor write timings are used.

Alternating Background Operation (BGO)

The M5M29GB/T161BWG allows to read array from one bank while the other bank operates in software command write cycling or the erasing / programming operation in the background. Read array operation with the other bank in BGO is performed by changing the bank address without any additional command. When the bank address points the bank in software command write cycling or the erasing / programming operation, the data is read out from the status register. The access time with BGO is the same as the normal read operation.

Output Disable

When OE# is at VIH, output from the devices is disabled. Data input/output are in a high-impedance(High-Z) state.

Standby

When CE# is at VIH, the device is in the standby mode and its power consumption is reduced. Data input/output are in a high-impedance(High-Z) state. If the memory is deselected during block erase or program, the internal control circuits remain active and the device consume normal active power until the operation completes.

Deep Power-Down

When RP# is at VIL, the device is in the deep powerdown mode and its power consumption is substantially low. During read modes, the memory is deselected and the data input/output are in a high-impedance(High-Z) state. After return from powerdown, the CUI is reset to Read Array , and the Status Register is cleared to value 80H.

During block erase or program modes, RP# low will abort either operation. Memory array data of the block being altered become invalid

Automatic Power-Saving (APS)

The Automatic Power-Saving minimizes the power consumption during read mode. The device automatically turns to this mode when any addresses or CE# isn't changed more than 200ns after the last alternation. The power consumption becomes the same as the stand-by mode. While in this mode, the output data is latched and can be read out. New data is read out correctly when addresses are changed.

16,777,216-BIT (1048,576-WORD BY16-BIT) CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY

SOFTWARE COMMAND DEFINITIONS

The device operations are selected by writing specific software command into the Command User Interface.

Read Array Command (FFH)

The device is in Read Array mode on initial device power up and after exit from deep powerdown, or by writing FFH to the Command User Interface. After starting the internal operation the device is set to the read status register mode automatically.

Read Device Identifier Command (90H)

It can normally read device identifier codes when Read Device Identifier Code Command(90H) is written to the command latch. Following the command write, the manufacturer code and the device code can be read from address 0000H and 0001H, respectively.

Read Status Register Command (70H)

The Status Register is read after writing the Read Status Register command of 70H to the Command User Interface. Also, after starting the internal operation the device is set to the Read Status Register mode automatically.

The contents of Status Register are latched on the later falling edge of OE# or CE#. So CE# or OE# must be toggled every status read.

Clear Status Register Command (50H)

The Erase Status, Program Status and Block Status bits are set to "1"s by the Write State Machine and can only be reset by the Clear Status Register command of 50H. These bits indicates various failure conditions.

Block Erase / Confirm Command (20H/D0H)

Automated block erase is initiated by writing the Block Erase command of 20H followed by the Confirm command of D0H. An address within the block to be erased is required. The WSM executes iterative erase pulse application and erase verify operation.

Program Commands

A)Word Program (40H)

Word program is executed by a two-command sequence. The Word Program Setup command of 40H is written to the Command Interface, followed by a second write specifying the address and data to be written. The WSM controls the program pulse application and verify operation. The Word Program Command is Valid for only Bank(I).

B)Page Program for Data Blocks (41H)

Page Program for Bank(I) and Bank(II) allows fast programming of 128words of data. Writing of 41H initiates the page program operation for the Data area. From 2nd cycle to 129th cycle , write data must be serially inputted. Address A6-A0 have to be incremented from 00H to 7FH. After completion of data loading, the WSM controls the program pulse application and verify operation.

C)Single Data Load to Page Buffer (74H) / Page Buffer to Flash (0EH/D0H)

Single data load to the page buffer is performed by writing 74H followed by a second write specifying the column address and data. Distinct data up to 128word can be loaded to the page buffer by this two-command sequence. On the other hand, all of the loaded data to the page buffer is programed simultaneously by writing Page Buffer to Flash command of 0EH followed by the confirm command of D0H. After completion of programing the data on the page buffer is cleared automatically.

This command is valid for only Bank(I) alike Word Program.

Clear Page Buffer Command (55H)

Loaded data to the page buffer is cleared by writing the Clear Page Buffer command of 55H followed by the Confirm command of D0H. This command is valid for clearing data loaded by Single Data Load to Page Buffer command.

Suspend/Resume Command (B0H/D0H)

Writing the Suspend command of B0H during block erase operation interrupts the block erase operation and allows read out from another block of memory. Writing the Suspend command of B0H during program operation interrupts the program operation and allows read out from another block of memory. The Bank address is required when writing the Suspend/Resume Command. The device continues to output Status Register data when read, after the Suspend command is written to it. Polling the WSM Status and Suspend Status bits will determine when the erase operation or program operation has been suspended. At this point, writing of the Read Array command to the CUI enables reading data from blocks other than that which is suspended. When the Resume command of D0H is written to the CUI, the WSM will continue with the erase or program processes.

DATA PROTECTION

The M5M29GB/T161BWG provides selectable block locking of memory blocks. Each block has an associated nonvolatile lock-bit which determines the lock status of the block. In addition, the M5 M29GB/T161BWG have a master Write Protect pin (WP1# & WP2#) which prevents any modifications to memory blocks whose lock-bits are set to "0", when WP1# or WP2# is low. When WP1# & WP2# are high , all blocks can be programmed or erased regardless of the state of the lock-bits, and the lock-bits are cleared to "1" by erase. See the BLOCK LOCKING table on P.9 for details.

Power Supply Voltage

When the power supply voltage (Vcc) is less than V LKO, Low Vcc Lock-Out voltage, the device is set to the Read-only mode. Regarding DC electrical characteristics of V LKO, see P.9


A delay time of 2 us is required before any device operation is initiated. The delay time is measured from the time Vcc reaches Vccmin (2.7V).

During power up, RP#=GND is recommended. Falling in Busy status is not recommended for possibility of damaging the device.

MEMORY ORGANIZATION

The M5M29GB/T161BWG has one 16Kword boot block, seven 16 Kword parameter blocks, for Bank(I) and twenty-eight 32Kword main blocks for Bank(II). A block is erased independently of other blocks in the array.

16,777,216-BIT (1048,576-WORD BY16-BIT) CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY



16,777,216-BIT (1048,576-WORD BY16-BIT) CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY

MEMORY ORGANIZATION

x16 (Wordmode)		
F8000H-FFFFFH	32Kword MAIN BLOCK 35	
F0000H-F7FFFH	32Kword MAIN BLOCK 34	
E8000H-EFFFFH	32Kword MAIN BLOCK 33	
E0000H-E7FFFH	32Kword MAIN BLOCK 32	
D8000H-DFFFFH	32Kword MAIN BLOCK 31	
D0000H-D7FFFH	32Kword MAIN BLOCK 30	
C8000H-CFFFFH	32Kword MAIN BLOCK 29	
C0000H-C7FFFH	32Kword MAIN BLOCK 28	
B8000H-BFFFFH	32Kword MAIN BLOCK 27	
B0000H-B7FFFH	32Kword MAIN BLOCK 26	
A8000H-AFFFFH	32Kword MAIN BLOCK 25	
A0000H-A7FFFH	32Kword MAIN BLOCK 24	
98000H-9FFFFH	32Kword MAIN BLOCK 23	
90000H-97FFFH	32Kword MAIN BLOCK 22	LBA
88000H-8FFFFH	32Kword MAIN BLOCK 21	X (i
80000H-87FFFH	32Kword MAIN BLOCK 20	Ĭ
78000H-7FFFFH	32Kword MAIN BLOCK 19	
70000H-77FFFH	32Kword MAIN BLOCK 18	
68000H-6FFFFH	32Kword MAIN BLOCK 17	
60000H-67FFFH	32Kword MAIN BLOCK 16	
58000H-5FFFFH	32Kword MAIN BLOCK 15	
50000H-57FFFH	32Kword MAIN BLOCK 14	
48000H-4FFFFH	32Kword MAIN BLOCK 13	
40000H-47FFFH	32Kword MAIN BLOCK 12	
38000H-3FFFFH	32Kword MAIN BLOCK 11	
30000H-37FFFH	32Kword MAIN BLOCK 10	
28000H-2FFFFH	32Kword MAIN BLOCK 9	
20000H-27FFFH	32Kword MAIN BLOCK 8	╡
1C000H-1FFFFH	16Kword PARAMETER BLOCK 7 16Kword PARAMETER BLOCK 6	
18000H-1BFFFH		
14000H-17FFFH	16Kword PARAMETER BLOCK 5 16Kword PARAMETER BLOCK 4	I BA
10000H-13FFFH 0C000H-0FFFFH	16Kword PARAMETER BLOCK 3	ŽK (
08000H-0BFFFH	16Kword PARAMETER BLOCK 2	Ĭ
04000H-07FFFH	16Kword PARAMETER BLOCK 1	
00000H-03FFFH	16Kword BOOT BLOCK 0	
A ₁₉ -A ₀ (M5M29GB161BWG)		_
(INICINIZOOD TO TOVO)	,	

M5M29GB161BWG Memory Map

x16 (Wordmode)		
FC000H-FFFFFH	16Kword BOOT BLOCK 35	
F8000H-FBFFFH	16Kword PARAMETER BLOCK 34	
F4000H-F7FFFH	16Kword PARAMETER BLOCK 33	
F0000H-F3FFFH	16Kword PARAMETER BLOCK 32	BA
EC000H-EFFFFH	16Kword PARAMETER BLOCK 31	NK (E
E8000H-EBFFFH	16Kword PARAMETER BLOCK 30	Ĭ
E4000H-E7FFFH	16Kword PARAMETER BLOCK 29	
E0000H-E3FFFH	16Kword PARAMETER BLOCK 28	
D8000H-DFFFFH	32Kword MAIN BLOCK 27	Ħ
D0000H-D7FFFH	32Kword MAIN BLOCK 26	
C8000H-CFFFFH		
	32Kword MAIN BLOCK 25	
C0000H-C7FFFH	32Kword MAIN BLOCK 24	
B8000H-BFFFFH	32Kword MAIN BLOCK 23	
B0000H-B7FFFH	32Kword MAIN BLOCK 22	
A8000H-AFFFFH	32Kword MAIN BLOCK 21	
A0000H-A7FFFH	32Kword MAIN BLOCK 20	
98000H-9FFFFH	32Kword MAIN BLOCK 19	
90000H-97FFFH	32Kword MAIN BLOCK 18	
88000H-8FFFFH	32Kword MAIN BLOCK 17	
80000H-87FFFH	32Kword MAIN BLOCK 16	
78000H-7FFFFH	32Kword MAIN BLOCK 15	₽
70000H-77FFFH	32Kword MAIN BLOCK 14	\ <u>{</u>
68000H-6FFFFH	32Kword MAIN BLOCK 13	Ī
60000H-67FFFH	32Kword MAIN BLOCK 12	
58000H-5FFFFH	32Kword MAIN BLOCK 11	
50000H-57FFFH	32Kword MAIN BLOCK 10	
48000H-4FFFFH	32Kword MAIN BLOCK 9	
40000H-47FFFH	32Kword MAIN BLOCK 8	
38000H-3FFFFH	32Kword MAIN BLOCK 7	
30000H-37FFFH	32Kword MAIN BLOCK 6	
28000H-2FFFFH	32Kword MAIN BLOCK 5	
20000H-27FFFH	32Kword MAIN BLOCK 4	
18000H-1FFFFH	32Kword MAIN BLOCK 3	
10000H-17FFFH	32Kword MAIN BLOCK 2	
08000H-0FFFFH	32Kword MAIN BLOCK 1	
00000H-07FFFH	32Kword MAIN BLOCK 0	
A ₁₉ -A ₀ (M5M29GT161BWG)		_

M5M29GT161BWG Memory Map

BUS OPERATIONS

Bus Operations for Word-Wide Mode (M5M29GB/T161BWG)

Mode	Pins	CE#	OE#	WE#	RP#	DQ0-15
	Array	VIL	VIL	Vih	ViH	Data out
Read	Status Register	VIL	VIL	ViH	Vih	Status Register Data
	Lock Bit Status	VIL	VIL	ViH	ViH	Lock Bit Data (DQ6)
	Identifier Code	VIL	VIL	Vih	Vih	Identifier Code
Output di	sable	VIL	Vih	ViH	ViH	Hi-Z
Stand by		Vih	X 1)	X	ViH	Hi-Z
	Program	VIL	Vih	VIL	ViH	Command/Data in
Write	Erase	VIL	ViH	VIL	Vih	Command
	Others	VIL	Vih	VIL	Vih	Command
Deep Po	wer Down	X	X	X	VIL	Hi-Z

¹⁾ X can be VIH or VIL for control pins.

SOFTWARE COMMAND DEFINITION

Command List

	1	1st bus cycle			2nd bus cycle			3rd ~129th bus cycles (м5M29GB/T161BWG)			
Command	Mode	Address	Data (DQ15-0)1)	Mode	Address	Data (DQ15-0)	Mode	Address	Data (DQ15-0)		
Read Array	Write	Х	FFH								
Device Identifier	Write	X	90H	Read	IA ²⁾	ID ²⁾					
Read Status Register	Write	Bank ³⁾	70H	Read	Bank	SRD ⁴⁾					
Clear Status Register	Write	Х	50H								
Clear Page Buffer	Write	X	55H	Write	X	D0H 1)					
Word Program ⁵⁾	Write	Bank(I) 5)	40H	Write	WA ⁶⁾	WD 6)					
Page Program 7)	Write	Bank	41H	Write	WA0 ⁷⁾	WD0 ⁷⁾	Write	WAn ⁷⁾	WDn 7)		
Single Data Load to Page Buffer 5)	Write	Bank(I) 5)	74H	Write	WA	WD					
Page Buffer to Flash 5)	Write	Bank(I) 5)	0EH	Write	WA ⁸⁾	D0H ¹⁾					
Block Erase / Confirm	Write	Bank	20H	Write	BA ⁹⁾	D0H ¹⁾					
Suspend	Write	Bank	ВОН								
Resume	Write	Bank	D0H								
Read Lock Bit Status	Write	Х	71H	Read	BA	DQ6 ¹⁰⁾					
Lock Bit Program / Confirm	Write	Bank	77H	Write	ВА	D0H ¹⁾					
Erase All Unlocked Blocks	Write	X	A7H	Write	X	D0H 1)					

- 1) Upper byte data (DQ8-DQ15) is ignored.
- 2) IA=ID Code Address : A0=VIL (Manufacturer's Code) : A0=VIH (Device Code), ID=ID Code
- 3) Bank = Bank Address (Bank(I) or Bank(II)). A19-A17.
- 4) SRD = Status Register Data
- 5) Word Program, Single Data Load and Page Buffer to Flash Command is valid for only Bank(I).
- 6) WA = Write Address,WD = Write Data
- 7) WA0,WAn=Write Address, WD0,WDn=Write Data.
 - : Write Address and Write Data must be provided sequentially from 00H to 7FH for A6-A0. Page size is 128word (128word x 16bit). and also A19-A7(Block Address, Page Address) must be valid.
- 8) WA = Write Address : Upper page address, A19-A7(Block Address, Page Address) must be valid.
- 9) BA = Block Address : Bank1: A19-A14 Bank2: A19-A15
- 10) DQ6 provides Block Lock Status, DQ6 = 1 : Block Unlock, DQ6 = 0 : Block Locked.

BLOCK LOCKING

	161BWG		Lock	\	Write Protec			
			Bit		NK(I)	BANK(II)	Lock Bit	Note
RP#	WP1#	WP2#	(Internally)	Boot	Parameter	Data	LOCK DIL	
VIL	Х	Χ	Х	Locked	Locked	Locked	Locked	Deep Power Down Mode
	VIL	Vih	0	Locked	Locked	Locked	Locked	
	VIL	VIH	1	Locked	Unlocked	Unlocked	Locked	
ViH	ViH	ViH	Х	Unlocked	Unlocked	Unlocked	Unlocked	All Blocks Unlocked
	VIL	VIL	Х	Locked	Locked	Locked	Locked	All Blocks Locked
	ViH	VIL	0	Locked	Locked	Locked	Locked	
	VIH	VIL	1	Locked	Unlocked	Locked	Locked	Only Parameter Block is Unlocked

¹⁾ DQ6 provides Lock Status of each block after writing the Read Lock Status command (71H).

WP1# & WP2# pins must not be switched during performing Erase / Write operations or WSM Busy (WSMS = 0).

STATUS REGISTER

Symbol Status		Definition				
Symbol	Status	"1"	"0"			
SR.7 (DQ7)	Write State Machine Status	Ready	Busy			
SR.6 (DQ6)	Suspend Status	Suspended	Operation in Progress / Completed			
SR.5 (DQ ₅)	Erase Status	Error	Successful			
SR.4 (DQ4)	Program Status	Error	Successful			
SR.3 (DQ3)	Block Status after Program	Error	Successful			
SR.2 (DQ ₂)	, , , , , , , , , , , , , , , , , , , ,	-	-			
SR.1 (DQ1)	Reserved	-	-			
SR.0 (DQ ₀)	Reserved	-	-			

^{*}DQ3 indicates the block status after the page programming, byte/word programming and page buffer to flash. When DQ3 is "1", the page has the overprogramed cell . If over-program occurs, the device is block fail. However if DQ3 is "1", please try the block erase to the block. The block may revive.

²⁾ Erase/Write command for locked blocks is aborted. At this time read mode is not array read mode but status read mode and 00B0

H is read. Please issue Clear Status Register command plus Read Array command to change the mode from status read mode to array read mode.

DEVICE IDENTIFIER CODE

Code Pins	Ao	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ ₀	Hex. Data
Manufacturer Code	VIL	0	0	0	1	1	1	0	0	1CH
Device Code (-T161BWG)	VIH	1	0	1	0	0	0	0	0	A0H
Device Code (-B161BWG)	VIH	1	0	1	0	0	0	0	1	A1H

The upper data(D15-8) is "0".

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Min	Max	Unit
Vcc	Vcc voltage	With respect to Ground	-0.2	4.6	V
VI1	All input or output voltage except V cc,A9,RP#1)	with respect to Glound	-0.6	4.6	V
Та	Ambient temperature		-40	85	°C
Tbs	Temperature under bias		-50	95	°C
Tstg	Storage temperature		-65	125	°C
Гоит	Output short circuit current			100	mA

¹⁾ Minimum DC voltage is -0.5V on input/output pins. During transitions, this level may undershoot to -2.0V for periods <20ns. Maximum DC voltage on input/output pins is Vcc+0.5V which, during transitions, may overshoot to Vcc+1.5V for periods <20ns.

CAPACITANCE

Courselle and	Parameter	Took oon diking				
Symbol	Falametei	Test conditions	Min	Тур	Max	Unit
CIN	Input capacitance (Address, Control Pins)	T- 2500 f 4MH- V: V . 0V			8	pF
Соит	Output capacitance	Ta = 25°C, $f = 1MHz$, $Vin = Vout = 0V$			12	pF

DC ELECTRICAL CHARACTERISTICS (Ta = -40~ 85°C, Vcc = 2.7V ~ 3.6V, unless otherwise noted)

Ch al	Davarantan	Test conditions		Limits		Unit
Symbol	Parameter	l est conditions	Min	Typ1)	Max	Unit
lu	Input leakage current	0V≤VIN≤Vcc			±1.0	μΑ
ILO	Output leakage current	0V≤Vouт≤Vcc			±10	μA
ISB1		VCC = 3.6V, VIN=VIL/VIH, CE# = RP# =WP# = VIH		50	200	μΑ
ISB2	Vcc standby current	Vcc = 3.6V, Vin=GND or Vcc, CE# = RP# = WP# = Vcc±0.3V		0.1	5	μА
ISB3	\\\\	VCC = 3.6V, VIN=VIL/VIH, RP# = VIL		5	15	μΑ
ISB4	Vcc deep powerdown current	Vcc = 3.6V, Vin=GND or Vcc, RP# =GND±0.3V		0.1	5	μΑ
1	Manual Company	Vcc = 3.6V, Vin=Vil/Vih, CE# = Vil, 5MHz		8	15	
ICC1	Vcc read current for Word or Byte	RP#=OE#=VIH, IOUT = 0mA 1MHz		2	4	mA
ICC2	Vcc Write current for Word or Byte	Vcc = 3.6V,Vin=ViL/ViH, CE# =WE#= ViL, RP#=OE#=ViH			15	mA
Іссз	Vcc program current	Vcc = 3.6V, Vin=Vil/Vih, CE# = RP# =WP# = Vih			35	mA
ICC4	Vcc erase current	Vcc = 3.6V, Vin=ViL/ViH, CE# = RP# =WP# = ViH			35	mA
ICC5	Vcc suspend current	VCC = 3.6V, VIN=VIL/VIH, CE# = RP# =WP# = VIH			200	μΑ
VIL	Input low voltage		- 0.5		0.8	V
VIH	Input high voltage		2.0		Vcc+0.5	V
Vol	Output low voltage	IoL = 4.0mA			0.45	V
Voн1	Output high valtage	lон = −2.0mA	0.85Vcc			V
Voh2	Output high voltage	Іон = −100μА	Vcc-0.4			V
VLKO	Low Vcc Lock-Out voltage 2)		1.5		2.2	V

All currents are in RMS unless otherwise noted.

1) Typical values at Vcc=3.3V, Ta=25°C

2) To protect against initiation of write cycle during Vcc power-up/ down, a write cycle is locked out for Vcc less than V LKO.

If Vcc is less than VLKO, Write State Machine is reset to read mode. When the Write State Machine is in Busy state, if Vcc is less than VLKO, the alteration of memory contents may occur.

AC ELECTRICAL CHARACTERISTICS (Ta = -40 \sim 85°C, Vcc = 2.7V \sim 3.6V) Read-Only Mode

Symbol			Limits Vcc=2.7-3.6V 90ns			Unit
		Parameter				
			trc	tavav	Read cycle time	90
ta (AD)	tavqv	Address access time			90	ns
ta (CE)	tELQV	Chip enable access time			90	ns
ta (OE)	tGLQV	Output enable access time			30	ns
tclz	tELQX	Chip enable to output in low-Z	0			ns
tDF(CE)	tehqz	Chip enable high to output in high Z			25	ns
tolz	tGLQX	Output enable to output in low-Z	0			ns
tDF(OE)	tghqz	Output enable high to output in high Z			25	ns
tpHZ	tPLQZ	RP# low to output high-Z			150	ns
tон	ton	Output hold from CE#, OE#, addresses	0			ns
tps	tPHEL	RP# recovery to CE# low	150			ns

Timing measurements are made under AC waveforms for read operations.

AC ELECTRICAL CHARACTERISTICS (Ta = -40 ~85°C, Vcc = 2.7V ~3.6V)

Write Mode (WE# control)

Symbol		Parameter	Limits Vcc=2.7-3.6V			
			90ns			Unit
			Min	Тур	Max	
twc	tavav	Write cycle time	90			ns
tas	tavwh	Address set-up time	50			ns
tah	twhax	Address hold time	0			ns
tDS	tovwh	Data set-up time	50			ns
tDH	twhox	Data hold time	0			ns
toeh	twhgl	OE# hold from WE# high	10			ns
tre	-	Latency between Read and Write FFH or 71H	30			ns
tcs	tELWL	Chip enable set-up time	0			ns
tch	twheh	Chip enable hold time	0			ns
twp	twLwH	Write pulse width	60			ns
twph	twhwl	Write pulse width high	30			ns
tGHWL	tGHWL	OE# hold to WE# Low	0			ns
tBLS	tphhwh	Block Lock set-up to write enable high	90			ns
tBLH	tQVPH	Block Lockhold from valid SRD	0			ns
tdap	twhrh1	Duration of auto-program operation		4	80	ms
tDAE	twhrh2	Duration of auto-block erase operation		40	600	ms
twhrl	twhrl	Write enable high to F-RY/BY# low			90	ns
tPS	tphwl	RP# high recovery to write enable low	150			ns

Read timing parameters during command write operations mode are the same as during read-only operations mode. Typical values at Vcc=3.3V, Ta= $25^{\circ}C$

AC ELECTRICAL CHARACTERISTICS (Ta = -40 \sim 85°C, Vcc = 2.7V \sim 3.6V)

Write Mode (F-CE# control)

				Limits		
Symbol		Parameter	Vcc=2.7-3.6V			Unit
			90ns			
			Min	Тур	Max	
twc	tavav	Write cycle time	90			ns
tas	tavwh	Address set-up time	50			ns
tan	tehax	Address hold time	0			ns
tDS	tovwh	Data set-up time	50			ns
tDH	tEHDX	Data hold time	0			ns
toeh	tEHGL	OE# hold from CE# high	10			ns
tre	-	Latency between Read and Write FFH or 71H	30			ns
tws	tWLEL	Write enable set-up time	0			ns
twH	tehwh	Write enable hold time	0			ns
tCEP	tELEH	CE# pulse width	60			ns
tCEPH	tehel	CE# pulse width high	30			ns
tGHEL	tGHEL	OE# hold to CE# Low	90			ns
tBLS	tphheh	Block Lock set-up to chip enable high	90			ns
tBLH	tQVPH	Block Lockhold from valid SRD	0			ns
tDAP	tehrh1	Duration of auto-program operation		4	80	ms
tDAE	tEHRH2	Duration of auto-block erase operation		40	600	ms
tehrl	tehrl	CE# high to F-RY/BY# low			90	ns
tps	tPHWL	RP# high recovery to write enable low	150			ns

Read timing parameters during command write operation mode are the same as during read-only operation mode. Typical values at Vcc=3.3V, Ta=25°C

Erase and Program Performance

Parameter	Min	Тур	Max	Unit
Block Erase Time		40	600	ms
Main Block Write Time (Page Mode)		1.0	1.8	sec
Page Write Time		4	80	ms

Program Suspend Latency / Erase Suspend Time

Parameter	Min	Тур	Max	Unit
Program Suspend Latency			15	μs
Erase Suspend Time			15	μs

Please see page 19.

Vcc Power Up / Down Timing

Symbol	Parameter	Min	Тур	Max	Unit
tvcs	RP# =VIH set-up time from Vccmin	2			μs

Please see page 12.

During power up/down, by the noise pulses on control pins, the device has possibility of accidental erasure or programming.

The device must be protected against initiation of write cycle for memory contents during power up/down.


The delay time of min.2µsec is always required before read operation or write operation is initiated from the time Vcc reaches Vccmin during power up/down. By holding RP# VIL, the contents of memory is protected during Vcc power up/down.

During power up, RP# must be held VIL for min.2µs from the time Vcc reaches Vccmin.

During power down, RP# must be held VIL until Vcc reaches GND.

RP# doesn't have latch mode ,therefore RP# must be held VIH during read operation or erase/program operation.

16,777,216-BIT (1048,576-WORD BY16-BIT) CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY



AC WAVEFORMS FOR READ OPERATION AND TEST CONDITIONS

ADDRESS VALID **ADDRESSES** ta (AD) CE# V_{IL} tDF(CE) ta (CE) Vін OE# V_{IL} **t**OEH tDF(OE) Vін WE# ta (OE) ton VII tolz Vон HIGH-Z HIGH-Z DATA **OUTPUT VALID** Vol tps tphz Vін RP# VII

TEST CONDITIONS FOR AC CHARACTERISTICS


Input voltage : VIL = 0V, VIH = 3.0VInput rise and fall times : $\leq 5ns$

Reference voltage


at timing measurement: 1.5V

Output load: 1TTL gate +CL(30pF)

or




AC WAVEFORMS FOR WRITE FFH or 71H AND READ OPERATION




In the case of use CE# is Low fixed, it is allowed to define a timming specification of tRE from rising edge of WE# to falling edge of OE#, and valid data is read after spec of tRE+ta(CE). (This is only for FFH,71H program and read)

16,777,216-BIT (1048,576-WORD BY16-BIT) CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY


AC WAVEFORMS FOR PAGE PROGRAM OPERATION (WE# control)




AC WAVEFORMS FOR PAGE PROGRAM OPERATION (CE# control)




AC WAVEFORMS FOR BYTE / WORD PROGRAM OPERATION (WE# control) (to only BANK(I))




AC WAVEFORMS FOR BYTE / WORD PROGRAM OPERATION (CE# control) (to only BANK(I))




AC WAVEFORMS FOR ERASE OPERATIONS (WE# control)




AC WAVEFORMS FOR ERASE OPERATIONS (CE# control)




AC WAVEFORMS FOR PAGE PROGRAM OPERATION WITH BGO (WE# control)




AC WAVEFORMS FOR PAGE PROGRAM OPERATION WITH BGO (CE# control)




AC WAVEFORMS FOR BYTE/WORD PROGRAM OPERATION WITH BGO (WE# control)




AC WAVEFORMS FOR BYTE / WORD PROGRAM OPERATION WITH BGO (CE# control)




AC WAVEFORMS FOR BLOCK ERASE OPERATION WITH BGO (WE# control)




AC WAVEFORMS FOR BLOCK ERASE OPERATION WITH BGO (CE# control)



AC WAVEFORMS FOR SUSPEND OPERATION (WE# control)




AC WAVEFORMS FOR SUSPEND OPERATION (CE# control)




FULL STATUS CHECK PROCEDURE

STATUS REGISTER READ SR.4 =1 and SR.5 =1 COMMAND SEQUENCE ERROR YES NO SR.5 = 0 ? BLOCK ERASE ERROR NO YES PROGRAM ERROR (PAGE, LOCK BIT) SR.4 = 0.7NO YES PROGRAM ERROR (BLOCK) SR.3 = 0?NO YES SUCCESSFUL (BLOCK ERASE, PROGRAM)

LOCK BIT PROGRAM FLOW CHART




BYTE PROGRAM FLOW CHART




* Word program is admitted to only BANK(I).


PAGE PROGRAM FLOW CHART




CLEAR PAGE BUFFER



SINGLE DATA LOAD TO PAGE BUFFER




SUSPEND / RESUME FLOW CHART



* The bank address is required when writing this command. Also, there is no need to suspend the erase or program operation when reading data from the other bank. Please use BGO function.

PAGE BUFFER TO FLASH



BLOCK ERASE FLOW CHART

