

119-Bump BGA Commercial Temp Industrial Temp

8Mb Pipelined and Flow Through $^{100~MHz-66~MHz}_{3.3~V~V_{DD}}$ Synchronous NBT SRAMs $_{2.5~V~and~3.3~V~V_{DDQ}}$

Features

- 512K x 18 and 256K x 36 configurations
- User-configurable Pipelined and Flow Through mode
- NBT (No Bus Turn Around) functionality allows zero wait
- Read-Write-Read bus utilization
- Fully pin-compatible with both pipelined and flow through NtRAMTM, NoBLTM and ZBTTM SRAMs
- IEEE 1149.1 JTAG-compatible Boundary Scan
- On-chip write parity checking; even or odd selectable
- ZQ mode pin for user selectable high/low output drive strength.
- x16/x32 mode with on-chip parity encoding and error detection
- Pin-compatible with 2M, 4M and 16M devices
- 3.3 V + 10%/-5% core power supply
- 2.5 V or 3.3 V I/O supply
- LBO pin for Linear or Interleave Burst mode
- Byte write operation (9-bit Bytes)
- 3 chip enable signals for easy depth expansion
- Clock Control, registered, address, data, and control
- ZZ Pin for automatic power-down
- JEDEC-standard 119-Bump BGA package

		-11	-100	-80	-66
Pipeline 3-1-1-1	t _{Cycle} t _{KQ} I _{DD}	10 ns 4.5 ns 210 mA	10 ns 4.5 ns 210 mA	12.5 ns 4.8 ns 190 mA	15 ns 5 ns 170 mA
Flow Through 2-1-1-1	t _{KQ} t _{Cycle} I _{DD}	11 ns 15 ns 150 mA	12 ns 15 ns 150 mA	14 ns 15 ns 130 mA	18 ns 20 ns 130 mA

Functional Description


The GS882Z818/36B is an 8Mbit Synchronous Static SRAM. GSI's NBT SRAMs, like ZBT, NtRAM, NoBL or other pipelined read/double late write or flow through read/single late write SRAMs, allow utilization of all available bus bandwidth by eliminating the need to insert deselect cycles when the device is switched from read to write cycles.

Because it is a synchronous device, address, data inputs, and read/ write control inputs are captured on the rising edge of the input clock. Burst order control (LBO) must be tied to a power rail for proper operation. Asynchronous inputs include the Sleep mode enable (ZZ) and Output Enable. Output Enable can be used to override the synchronous control of the output drivers and turn the RAM's output drivers off at any time. Write cycles are internally self-timed and initiated by the rising edge of the clock input. This feature eliminates complex off-chip write pulse generation required by asynchronous SRAMs and simplifies input signal timing.

The GS882Z818/36B may be configured by the user to operate in Pipeline or Flow Through mode. Operating as a pipelined synchronous device, in addition to the rising-edge-triggered registers that capture input signals, the device incorporates a rising-edge-triggered output register. For read cycles, pipelined SRAM output data is temporarily stored by the edge-triggered output register during the access cycle and then released to the output drivers at the next rising edge of clock.

The GS882Z818/36B is implemented with GSI's high performance CMOS technology and is available in a JEDEC-Standard 119-bump BGA package.

Flow Through and Pipelined NBT SRAM Back-to-Back Read/Write Cycles



Rev: 1.15 6/2001 1/34 © 1998, Giga Semiconductor, Inc.

GS882Z36 Pad Out

119-Bump BGA—Top View

	1	2	3	4	5	6	7
Α	V_{DDQ}	A 6	A 7	NC	A8	A 9	V_{DDQ}
В	NC	E2	A4	ADV	A 15	E ₃	NC
С	NC	A 5	Аз	V_{DD}	A 14	A 16	NC
D	DQc4	DQPC9	V_{SS}	ZQ	V_{SS}	DQPB9	DQB4
E	DQc3	DQc8	V_{SS}	E ₁	V_{SS}	DQB8	DQ _B 3
F	V_{DDQ}	DQc7	V_{SS}	G	V_{SS}	DQ _{B7}	V_{DDQ}
G	DQc2	DQc6	Bc	A 17	<u>—</u> Вв	DQB6	DQB2
Н	DQc1	DQc5	V_{SS}	$\overline{\mathbb{W}}$	V_{SS}	DQ _{B5}	DQ _B 1
J	V_{DDQ}	V_{DD}	DP	V_{DD}	QE	V_{DD}	V_{DDQ}
K	DQ _{D1}	DQ _{D5}	V_{SS}	CK	V_{SS}	DQ _{A5}	DQA1
L	DQ _{D2}	DQD6	BD	NC	BA	DQA6	DQA2
M	V_{DDQ}	DQ _{D7}	V_{SS}	CKE	V_{SS}	DQ _{A7}	V_{DDQ}
N	DQ _{D3}	DQD8	V_{SS}	A 1	V_{SS}	DQA8	DQA3
P	DQ _{D4}	DQPD9	V_{SS}	A0	V_{SS}	DQPA9	DQA4
R	NC	A 2	LBO	V_{DD}	FT	A 13	PE
T	NC	NC	A 10	A 11	A12	NC	ZZ
U	V_{DDQ}	TMS	TDI	TCK	TDO	NC	V_{DDQ}

Rev: 1.15 6/2001 2/34 © 1998, Giga Semiconductor, Inc.

GS882Z18 Pad Out

119-Bump BGA—Top View

i	1	2	3	4	5	6	7
Α	V_{DDQ}	A 6	A 7	NC	A8	A 9	V_{DDQ}
В	NC	E2	A 4	ADV	A 15	E ₃	NC
С	NC	A 5	Аз	V_{DD}	A 14	A 16	NC
D	DQ _{B1}	NC	V_{SS}	ZQ	V_{SS}	DQA9	NC
E	NC	DQ _{B2}	V_{SS}	 E1	V_{SS}	NC	DQA8
F	V_{DDQ}	NC	V_{SS}	G	V_{SS}	DQA7	V_{DDQ}
G	NC	DQ _{B3}	BB	A 17	NC	NC	DQA6
Н	DQ _{B4}	NC	V_{SS}	$\overline{\mathbb{W}}$	V_{SS}	DQA5	NC
J	V_{DDQ}	V_{DD}	DP	V_{DD}	QE	V_{DD}	V_{DDQ}
K	NC	DQ _{B5}	V_{SS}	CK	V_{SS}	NC	DQA4
L	DQB6	NC	NC	NC	BA	DQA3	NC
M	V_{DDQ}	DQ _{B7}	V_{SS}	CKE	V_{SS}	NC	V_{DDQ}
N	DQB8	NC	V_{SS}	A 1	V_{SS}	DQA2	NC
Р	NC	DQ _{B9}	V_{SS}	A 0	V_{SS}	NC	DQA1
R	NC	A2	LBO	V_{DD}	FT	A 13	PE
T	NC	A10	A 11	NC	A12	A 18	ZZ
U	V_{DDQ}					NC	V_{DDQ}

Rev: 1.15 6/2001 3/34 © 1998, Giga Semiconductor, Inc.



GS882Z18/36 BGA Pin Description

Pin Location	Symbol	Туре	Description
P4, N4	A0, A1	I	Address field LSBs and Address Counter Preset Inputs
A2, A3, A5, A6, B3, B5, C2, C3, C5, C6, G4, R2, R6, T3, T5	An	I	Address Inputs
T4	An		Address Inputs (x36 Version)
T2, T6	NC	_	No Connect (x36 Version)
T2, T6	An	I	Address Inputs (x18 Version)
K7, L7, N7, P7, K6, L6, M6, N6, P6 H7, G7, E7, D7, H6, G6, F6, E6, D6 H1, G1, E1, D1, H2, G2, F2, E2, D2 K1, L1, N1, P1, K2, L2, M2, N2, P2	DQA1-DQPA9 DQB1-DQPB9 DQC1-DQPC9 DQD1-DQPD9	I/O	Data Input and Output pins (x36 Version)
L5, G5, G3, L3	\overline{B} A, \overline{B} B, \overline{B} C, \overline{B} D	I	Byte Write Enable for DQA, DQB, DQc, DQD I/Os; active low (x36 Version)
P7, N6, L6, K7, H6, G7, F6, E7, D6 D1, E2, G2, H1, K2, L1, M2, N1, P2	DQa1–DQa9 DQb1–DQb9	I/O	Data Input and Output pins (x18 Version)
L5, G3	Ва, Вв	I	Byte Write Enable for DQA, DQB Data I/Os; active low (x18 Version)
P6, N7, M6, L7, K6, H7, G6, E6, D7, D2, E1, F2, G1, H2, K1, L2, N2, P1, G5, L3, T4	NC	_	No Connect (x18 Version)
K4	CK	I	Clock Input Signal; active high
M4	CKE	I	Clock Input Buffer Enable; active low
H4	\overline{W}	I	Write Enable—Writes all enabled bytes; active low
E4	Ē1	I	Chip Enable; active low
B2	E ₂	I	Chip Enable; active high
B6	E ₃	I	Chip Enable; active low
F4	G	I	Output Enable; active low
B4	ADV	I	Burst address counter advance enable; active high
T7	ZZ	I	Sleep Mode control; active high
R5	FT	I	Flow Through or Pipeline mode; active low
R3	LBO	I	Linear Burst Order mode; active low
R7	PE	I	Parity Bit Enable; active low (High = x16/32 Mode, Low = x18/36 Mode)
J3	DP	I	Data Parity Mode Input; 1 = Even, 0 = Odd
J5	QE	0	Parity Error Out; Open Drain Output
D4	ZQ	I	FLXDrive Output Impedance Control (Low = Low Impedance [High Drive], High = High Impedance [Low Drive])
B1, C1, R1, T1, L4, B7, C7, U6	NC	_	No Connect



GS882Z18/36 BGA Pin Description

Pin Location	Symbol	Туре	Description
U2	TMS	I	Scan Test Mode Select
U3	TDI	I	Scan Test Data In
U5	TDO	0	Scan Test Data Out
U4	TCK	I	Scan Test Clock
J2, C4, J4, R4, J6	V_{DD}	I	Core power supply
D3, E3, F3, H3, K3, M3, N3, P3, D5, E5, F5, H5, K5, M5, N5, P5	V _{SS}	I	I/O and Core Ground
A1, F1, J1, M1, U1, A7, F7, J7, M7, U7	V _{DDQ}	I	Output driver power supply

BPR2000.002.14

Functional Details

Clocking

Deassertion of the Clock Enable (CKE) input blocks the Clock input from reaching the RAM's internal circuits. It may be used to suspend RAM operations. Failure to observe Clock Enable set-up or hold requirements will result in erratic operation.

Pipeline Mode Read and Write Operations

All inputs (with the exception of Output Enable, Linear Burst \underline{Order} and Sleep) are synchronized to rising clock edges. Single cycle read and write operations must be initiated with the Advance/ \underline{Load} pin (ADV) held low, in order to load the new address. Device activation is accomplished by asserting all three of the Chip Enable inputs (\overline{E}_1 , E_2 , and \overline{E}_3). Deassertion of any one of the Enable inputs will deactivate the device.

Function	W	BA	Вв	Bc	BD
Read	Н	Х	Х	Х	Х
Write Byte "a"	L	L	Н	Н	Н
Write Byte "b"	L	Н	L	Н	Н
Write Byte "c"	L	Н	Н	L	Н
Write Byte "d"	L	Н	Н	Н	L
Write all Bytes	L	L	L	L	L
Write Abort/NOP	L	Н	Н	Н	Н

Read operation is initiated when the following conditions are satisfied at the rising edge of clock: \overline{CKE} is asserted Low, all three chip enables ($\overline{E1}$, $\overline{E2}$, and $\overline{E3}$) are active, the write enable input signals \overline{W} is deasserted high, and ADV is asserted low. The address presented to the address inputs is latched in to address register and presented to the memory core and control logic. The control logic determines that a read access is in progress and allows the requested data to propagate to the input of the output register. At the next rising edge of clock the read data is allowed to propagate through the output register and onto the Output pins.

Write operation occurs when the RAM is selected, CKE is active and the Write input is sampled low at the rising edge of clock.



The Byte Write Enable inputs $(\overline{B}A, \overline{B}B, \overline{B}C, \text{ and }\overline{B}D)$ determine which bytes will be written. All or none may be activated. A Write Cycle with no Byte Write inputs active is a no-op cycle. The pipelined NBT SRAM provides double late write functionality, matching the write command versus data pipeline length (2 cycles) to the read command versus data pipeline length (2 cycles). At the first rising edge of clock, Enable, Write, Byte Write(s), and Address are registered. The Data In associated with that address is required at the third rising edge of clock.

Flow Through Mode Read and Write Operations

Operation of the RAM in Flow Through mode is very similar to operations in Pipeline mode. Activation of a Read Cycle and the use of the Burst Address Counter is identical. In Flow Through mode the device may begin driving out new data immediately after new address are clocked into the RAM, rather than holding new data until the following (second) clock edge. Therefore, in Flow Through mode the read pipeline is one cycle shorter than in Pipeline mode.

Write operations are initiated in the same way as well, but differ in that the write pipeline is one cycle shorter, preserving the ability to turn the bus from reads to writes without inserting any dead cycles. While the pipelined NBT RAMs implement a double late write protocol, in Flow Through mode a single late write protocol mode is observed. Therefore, in Flow Through mode, address and control are registered on the first rising edge of clock and data in is required at the data input pins at the second rising edge of clock.



Synchronous Truth Table


Operation	Туре	Address	Ē1	E2	E3	ZZ	ADV	W	Bx	G	CKE	СК	DQ	Notes
Deselect Cycle, Power Down	D	None	Н	Х	Х	L	L	Χ	Х	Χ	L	L-H	High-Z	
Deselect Cycle, Power Down	D	None	Χ	Χ	Н	L	L	Χ	Χ	Χ	L	L-H	High-Z	
Deselect Cycle, Power Down	D	None	Χ	L	Х	L	L	Χ	Χ	Χ	L	L-H	High-Z	
Deselect Cycle, Continue	D	None	Х	Х	Х	L	Н	Χ	Х	Χ	L	L-H	High-Z	1
Read Cycle, Begin Burst	R	External	L	Н	L	L	L	Н	Χ	L	L	L-H	Q	
Read Cycle, Continue Burst	В	Next	Х	Х	Х	L	Н	Χ	Х	L	L	L-H	Q	1,10
NOP/Read, Begin Burst	R	External	L	Н	L	L	L	Н	Х	Н	L	L-H	High-Z	2
Dummy Read, Continue Burst	В	Next	Χ	Χ	Х	L	Н	Χ	Χ	Н	L	L-H	High-Z	1,2,10
Write Cycle, Begin Burst	W	External	L	Н	L	L	L	L	L	Χ	L	L-H	D	3
Write Cycle, Continue Burst	В	Next	Χ	Χ	Х	L	Н	Χ	L	Χ	L	L-H	D	1,3,10
NOP/Write Abort, Begin Burst	W	None	L	Н	L	L	L	L	Н	Χ	L	L-H	High-Z	2,3
Write Abort, Continue Burst	В	Next	Χ	Χ	Χ	L	Н	Χ	Н	Χ	L	L-H	High-Z	1,2,3,10
Clock Edge Ignore, Stall		Current	Χ	Χ	Х	L	Х	Χ	Х	Χ	Н	L-H	-	4
Sleep Mode		None	Χ	Х	Х	Н	Χ	Χ	Χ	Χ	Χ	Х	High-Z	


Notes:

- 1. Continue Burst cycles, whether read or write, use the same control inputs; a Deselect continue cycle can only be entered into if a Deselect cycle is executed first
- 2. Dummy read and write abort can be considered NOPs because the SRAM performs no operation. A Write abort occurs when the W pin is sampled low but no Byte Write pins are active, so no Write operation is performed.
- 3. G can be wired low to minimize the number of control signals provided to the SRAM. Output drivers will automatically turn off during Write cycles.
- 4. If CKE High occurs during a pipelined read cycle, the DQ bus will remain active (Low Z). If CKE High occurs during a write cycle, the bus will remain in High Z.
- 5. X = Don't Care; H = Logic High; L = Logic Low; $\overline{Bx} = High = All Byte Write signals are high; <math>\overline{Bx} = Low = One$ or more Byte/Write signals are Low
- 6. All inputs, except \overline{G} and ZZ must meet setup and hold times of rising clock edge.
- 7. Wait states can be inserted by setting CKE high.
- 8. This device contains circuitry that ensures all outputs are in High Z during power-up.
- 9. A 2-bit burst counter is incorporated.
- 10. The address counter is incriminated for all Burst continue cycles.



Pipeline and Flow Through Read-Write Control State Diagram







Current State and Next State Definition for Pipelined and Flow Through Read/Write Control State Diagram

Rev: 1.15 6/2001 8/34 © 1998, Giga Semiconductor, Inc.




Pipeline Mode Data I/O State Diagram





Notes


- 1. The Hold command (CKE Low) is not shown because it prevents any state change.
- 2. W, R, B, and D represent input command codes as indicated in the Truth Tables.




Current State and Next State Definition for Pipeline Mode Data I/O State Diagram




Flow Through Mode Data I/O State Diagram





Notes

- 1. The Hold command (CKE Low) is not shown because it prevents any state change.
- 2. W, R, B, and D represent input command codes as indicated in the Truth Tables.



Current State and Next State Definition for: Pipeline and Flow Through Read Write Control State Diagram



Burst Cycles

Although NBT RAMs are designed to sustain 100% bus bandwidth by eliminating turnaround cycle when there is transition from read to write, multiple back-to-back reads or writes may also be performed. NBT SRAMs provide an on-chip burst address generator that can be utilized, if desired, to further simplify burst read or write implementations. The ADV control pin, when driven high, commands the SRAM to advance the internal address counter and use the counter generated address to read or write the SRAM. The starting address for the first cycle in a burst cycle series is loaded into the SRAM by driving the ADV pin low, into Load mode.

Burst Order

The burst address counter wraps around to its initial state after four addresses (the loaded address and three more) have been accessed. The burst sequence is determined by the state of the Linear Burst Order pin (LBO). When this pin is Low, a linear burst sequence is selected. When the RAM is installed with the LBO pin tied high, Interleaved burst sequence is selected. See the tables below for details.

FLXDrive™

The ZQ pin allows selection between NBT RAM nominal drive strength (ZQ low) for multi-drop bus applications and low drive strength (ZQ floating or high) point-to-point applications. See the Output Driver Characteristics chart for details.

Mode Pin Functions

Mode Name	Pin Name	State	Function
Burst Order Control	LBO	L	Linear Burst
Buist Order Contion	LBO	H or NC	Interleaved Burst
Output Register Control	FT	L	Flow Through
Output Negister Control		H or NC	Pipeline
Davier Davie Control	77	L or NC	Active
Power Down Control	ZZ	Н	Standby, I _{DD} = I _{SB}
ByteSafe Data Parity Control	DP	L	Check for Odd Parity
ByteSale Data Failty Collifor	DF	H or NC	Check for Even Parity
Darity Enable	PE	L or NC	Activate 9th I/Os (x18/36 Mode)
Parity Enable	FE	Н	Deactivate 9th I/Os (x16/32 Mode)
FLXDrive Output Impedance Control	ZQ	L	High Drive (Low Impedance)
PENDING Output Impedance Control	ZQ	Н	Low Drive (High Impedance)

Note:

There are pull-up devices on the LBO, ZQ, DP and FT pins and a pull down device on the PE and ZZ pins, so those input pins can be unconnected and the chip will operate in the default states as specified in the above table.

Enable / Disable Parity I/O Pins

This SRAM allows the user to configure the device to operate in Parity I/O active (x18 or x36) or in Parity I/O inactive (x16 or x32) mode. Holding the PE bump low or letting it float will activate the 9th I/O on each byte of the RAM. Tying PE high deactivates the 9th I/O of each byte, although the bit in each byte of the memory array remains active to store and recall parity bits generated and read into the ByteSafe parity circuits.



Burst Counter Sequences Linear Burst Sequence

	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	10	11	00
3rd address	10	11	00	01
4th address	11	00	01	10

Note: The burst counter wraps to initial state on the 5th clock.

Interleaved Burst Sequence

	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	00	11	10
3rd address	10	11	00	01
4th address	11	10	01	00

Note: The burst counter wraps to initial state on the 5th clock.


BPR 1999.05.18

Sleep Mode

During normal operation, ZZ must be pulled low, either by the user or by its internal pull down resistor. When ZZ is pulled high, the SRAM will enter a Power Sleep mode after 2 cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM operates normally after 2 cycles of wake up time.

Sleep mode is a low current, power-down mode in which the device is deselected and current is reduced to $I_{SB}2$. The duration of Sleep mode is dictated by the length of time the ZZ is in a High state. After entering Sleep mode, all inputs except ZZ become disabled and all outputs go to High-Z The ZZ pin is an asynchronous, active high input that causes the device to enter Sleep mode. When the ZZ pin is driven high, $I_{SB}2$ is guaranteed after the time tZZI is met. Because ZZ is an asynchronous input, pending operations or operations in progress may not be properly completed if ZZ is asserted. Therefore, Sleep mode must not be initiated until valid pending operations are completed. Similarly, when exiting Sleep mode during tZZR, only a Deselect or Read commands may be applied while the SRAM is recovering from Sleep mode.

Sleep Mode Timing Diagram



Designing for Compatibility

The GSI NBT SRAMs offer users a configurable selection between Flow Through mode and Pipeline mode via the \overline{FT} signal found on bump 5R. Not all vendors offer this option, however most mark bump 5R as V_{DD} or V_{DDQ} on pipelined parts and V_{SS} on flow through parts. GSI NBT SRAMs are fully compatible with these sockets.

ByteSafe™ Parity Functions


In x32/x16 mode this RAM features a parity encoding and checking function. It is assumed that the RAM is being used in x32/x16 mode because there is no source for parity bits from the system. So, in x32/x16 mode, the device generates parity and stores it along with written data. It is also assumed that there is no facility for parity checking, so the RAM checks read parity and reports an error in the cycle following parity check. In x32/x16 mode the device does not drive the 9th data output, even though the internal ByteSafe parity encoding has been activated. A ByteSafe SRAM, used in x32/x16 mode, allows parity protection of data in applications where parity encoding or checking are not otherwise available. As in any system that checks read parity, reads of un-




written memory locations may well produce parity errors. Initialization of the memory should be implemented to avoid this issue.

In x18/x36 mode this SRAM includes a write data parity check that checks the validity of data coming into the RAM on write cycles. In Flow Through mode, write data errors are reported in the cycle following the data input cycle. In Pipeline mode, write data errors are reported one clock cycle later. (See **Write Parity Error Output Timing Diagram**.) The Data Parity Mode (DP) pin must be tied high to set the RAM to check for even parity or low to check for odd parity. Read data parity is not checked by the RAM as data. Validity is best established at the data's destination. The Parity Error Output is an open drain output and drives low to indicate a parity error. Multiple Parity Error Output pins may share a common pull-up resistor.

x32 Mode (PE = 1) Read Parity Error Output Timing Diagram



x18/x36 Mode (PE = 0) Write Parity Error Output Timing Diagram



BPR 1999.05.18



Absolute Maximum Ratings

(All voltages reference to V_{SS})

Symbol	Description	Value	Unit
V _{DD}	Voltage on V _{DD} Pins	-0.5 to 4.6	V
V _{DDQ}	Voltage in V _{DDQ} Pins	–0.5 to V _{DD}	V
V _{CK}	Voltage on Clock Input Pin	-0.5 to 6	V
V _{I/O}	Voltage on I/O Pins	-0.5 to V _{DDQ} +0.5 (\leq 4.6 V max.)	V
V _{IN}	Voltage on Other Input Pins	$-0.5 \text{ to V}_{DD} + 0.5 \ (\le 4.6 \text{ V max.})$	V
I _{IN}	Input Current on Any Pin	+/–20	mA
I _{OUT}	Output Current on Any I/O Pin	+/–20	mA
P _D	Package Power Dissipation	1.5	W
T _{STG}	Storage Temperature	-55 to 125	°C
T _{BIAS}	Temperature Under Bias	-55 to 125	°C

Note:

Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Absolute Maximum Ratings, for an extended period of time, may affect reliability of this component.

Recommended Operating Conditions


Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Supply Voltage	V_{DD}	3.135	3.3	3.6	V	
I/O Supply Voltage	V_{DDQ}	2.375	2.5	V_{DD}	V	1
Input High Voltage	V _{IH}	1.7	_	V _{DD} +0.3	V	2
Input Low Voltage	V _{IL}	-0.3	_	0.8	V	2
Ambient Temperature (Commercial Range Versions)	T _A	0	25	70	°C	3
Ambient Temperature (Industrial Range Versions)	T _A	-40	25	85	°C	3

Notes:


- 1. Unless otherwise noted, all performance specifications quoted are evaluated for worst case at both 2.75 V \leq V_{DDQ} \leq 2.375 V (i.e., 2.5 V I/O) and 3.6 V \leq V_{DDQ} \leq 3.135 V (i.e., 3.3 V I/O), and quoted at whichever condition is worst case.
- 2. This device features input buffers compatible with both 3.3 V and 2.5 V I/O drivers.
- 3. Most speed grades and configurations of this device are offered in both Commercial and Industrial Temperature ranges. The part number of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.
- 4. Input Under/overshoot voltage must be –2 V > Vi < V_{DD} +2 V with a pulse width not to exceed 20% tKC.



Undershoot Measurement and Timing



Overshoot Measurement and Timing



Capacitance

$$(T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{DD} = 3.3 \text{ V})$$

Parameter	Symbol	Test conditions	Тур.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} = 0 V	4	5	pF
Input/Output Capacitance	C _{I/O}	V _{OUT} = 0 V	6	7	pF

Note: These parameters are sample tested.

Package Thermal Characteristics

Rating	Layer Board	Symbol	Max	Unit	Notes
Junction to Ambient (at 200 lfm)	single	$R_{\Theta JA}$	40	°C/W	1,2
Junction to Ambient (at 200 lfm)	four	$R_{\Theta JA}$	24	°C/W	1,2
Junction to Case (TOP)	_	$R_{\Theta JC}$	9	°C/W	3

Notes:

- 1. Junction temperature is a function of SRAM power dissipation, package thermal resistance, mounting board temperature, ambient. Temperature air flow, board density, and PCB thermal resistance.
- 2. SCMI G-38-87
- 3. Average thermal resistance between die and top surface, MIL SPEC-883, Method 1012.1




AC Test Conditions

Parameter	Conditions
Input high level	2.3 V
Input low level	0.2 V
Input slew rate	1 V/ns
Input reference level	1.25 V
Output reference level	1.25 V
Output load	Fig. 1& 2

Notes:

- 1. Include scope and jig capacitance.
- 2. Test conditions as specified with output loading as shown in Fig. 1 unless otherwise noted.
- 3. Output Load 2 for t_{LZ} , t_{HZ} , t_{OLZ} and t_{OHZ}
- 4. Device is deselected as defined by the Truth Table.



DC Electrical Characteristics

Parameter	Symbol	Test Conditions	Min	Max
Input Leakage Current (except mode pins)	I _{IL}	V _{IN} = 0 to V _{DD}	–1 uA	1 uA
ZZ Input Current	I _{INZZ}	$V_{DD} \ge V_{IN} \ge V_{IH}$ $0 \ V \le V_{IN} \le V_{IH}$	–1 uA –1 uA	1 uA 300 uA
Mode Pin Input Current	I _{INM}	$V_{DD} \ge V_{IN} \ge V_{IL}$ $0 \ V \le V_{IN} \le V_{IL}$	–300 uA –1 uA	1 uA 1 uA
Output Leakage Current	I _{OL}	Output Disable, V _{OUT} = 0 to V _{DD}	–1 uA	1 uA
Output High Voltage	V _{OH}	$I_{OH} = -8 \text{ mA}, V_{DDQ} = 2.375 \text{ V}$	1.7 V	_
Output High Voltage	V _{OH}	$I_{OH} = -8 \text{ mA}, V_{DDQ} = 3.135 \text{ V}$	2.4 V	_
Output Low Voltage	V _{OL}	I _{OL} = 8 mA	_	0.4 V



Operating Currents

			-1	11	-1	00	-8	30	-6	66	
Parameter	Test Conditions	Symbol	0 to 70°C	-40 to +85°C	Unit						
Operating	Device Selected; All other inputs	I _{DD} Pipeline	210	220	210	220	190	200	170	180	mA
Current	≥ V _{IH} or ≤ V _{IL} Output open	I _{DD} Flow-through	150	160	150	160	130	140	130	140	mA
Standby	$ZZ \ge V_{DD} - 0.2 \text{ V}$	I _{SB} Pipeline	30	40	30	40	30	40	30	40	mA
Current	22 E V DD 0.2 V	I _{SB} Flow-through	30	40	30	40	30	40	30	40	mA
Deselect	Device Deselected; All other inputs	I _{DD} Pipeline	80	90	80	90	70	80	65	75	mA
Current	$\geq V_{IH}$ or $\leq V_{IL}$	I _{DD} Flow-through	65	75	65	75	55	65	55	65	mA



AC Electrical Characteristics


	Devemeter	Cumbal	-1	11	-1	00	3-	80	-6	66	Unit
	Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
	Clock Cycle Time	tKC	10	_	10	_	12.5	_	15	_	ns
Din alina	Clock to Output Valid	tKQ	_	4.5	_	4.5	_	4.8	_	5	ns
Pipeline	Clock to Output Invalid	tKQX	1.5	_	1.5	_	1.5	_	1.5	_	ns
	Clock to Output in Low-Z	tLZ ¹	1.5	_	1.5	_	1.5	_	1.5	_	ns
	Clock Cycle Time	tKC	15.0	_	15.0	_	15.0	_	20	-	ns
Flow-	Clock to Output Valid	tKQ	_	11.0	_	12.0	_	14.0	_	18.0	ns
through	Clock to Output Invalid	tKQX	3.0	_	3.0	_	3.0	_	3.0	_	ns
	Clock to Output in Low-Z	tLZ ¹	3.0	_	3.0	_	3.0	_	3.0	_	ns
	Clock HIGH Time	tKH	1.7	_	2	_	2	_	2.3	_	ns
	Clock LOW Time	tKL	2	_	2.2	_	2.2	_	2.5	_	ns
	Clock to Output in High-Z	tHZ ¹	1.5	4.0	1.5	4.5	1.5	4.8	1.5	5	ns
	G to Output Valid	tOE	_	4.0	_	4.5	-	4.8	-	5	ns
	G to output in Low-Z	tOLZ ¹	0	_	0	_	0	_	0	_	ns
	G to output in High-Z	tOHZ ¹	_	4.0	_	4.5	_	4.8	_	5	ns
	Setup time	tS	1.5	_	2.0	_	_	2.0	_	2.0	ns
	Hold time	tH	0.5	_	0.5	_	-	0.5	-	0.5	ns
	ZZ setup time	tZZS ²	5	_	5	_	5	_	5	_	ns
	ZZ hold time	tZZH ²	1	_	1	_	1	_	1	_	ns
	ZZ recovery	tZZR	20	_	20	_	20	_	20	_	ns

Notes:

- 1. These parameters are sampled and are not 100% tested.
- 2. ZZ is an asynchronous signal. However, in order to be recognized on any given clock cycle, ZZ must meet the specified setup and hold times as specified above.




Pipeline Mode Read/Write Cycle Timing



*Note: E = High (False) if $E_1 = 1$ or $E_2 = 0$ or $E_3 = 1$




Pipeline Mode No-Op, Stall and Deselect Timing



*Note: E = High (False) if $E_1 = 1$ or $E_2 = 0$ or $E_3 = 1$




Flow Through Mode Read/Write Cycle Timing



*Note: E = High (False) if $E_1 = 1$ or $E_2 = 0$ or $E_3 = 1$



Flow Through Mode No-Op, Stall and Deselect Timing



*Note: E = High (False) if $E_1 = 1$ or $E_2 = 0$ or $E_3 = 1$

Rev: 1.15 6/2001 23/34 © 1998, Giga Semiconductor, Inc.



JTAG Port Operation

Overview

The JTAG Port on this RAM operates in a manner consistent with IEEE Standard 1149.1-1990, a serial boundary scan interface standard (commonly referred to as JTAG), but does not implement all of the functions required for 1149.1 compliance. Some functions have been modified or eliminated because they can slow the RAM. Nevertheless, the RAM supports 1149.1-1990 TAP (Test Access Port) Controller architecture, and can be expected to function in a manner that does not conflict with the operation of Standard 1149.1 compliant devices. The JTAG Port interfaces with conventional TTL / CMOS logic level signaling.

Disabling the JTAG Port

It is possible to use this device without utilizing the JTAG port. The port is reset at power-up and will remain inactive unless clocked. TCK, TDI, and TMS are designed with internal pull-up circuits. To assure normal operation of the RAM with the JTAG Port unused, TCK, TDI, and TMS may be left floating or tied to either V_{DD} or V_{SS} . TDO should be left unconnected.

JTAG Pin Descriptions

Pin	Pin Name	I/O	Description
TCK	Test Clock	ln	Clocks all TAP events. All inputs are captured on the rising edge of TCK and all outputs propagate from the falling edge of TCK.
TMS	Test Mode Select	ln	The TMS input is sampled on the rising edge of TCK. This is the command input for the TAP controller state machine. An undriven TMS input will produce the same result as a logic one input level.
TDI	Test Data In	ln	The TDI input is sampled on the rising edge of TCK. This is the input side of the serial registers placed between TDI and TDO. The register placed between TDI and TDO is determined by the state of the TAP Controller state machine and the instruction that is currently loaded in the TAP Instruction Register (refer to the TAP Controller State Diagram). An undriven TDI pin will produce the same result as a logic one input level.
TDO	Test Data Out	Out	Output that is active depending on the state of the TAP state machine. Output changes in response to the falling edge of TCK. This is the output side of the serial registers placed between TDI and TDO.

Note:

This device does not have a TRST (TAP Reset) pin. TRST is optional in IEEE 1149.1. The Test-Logic-Reset state is entered while TMS is held high for five rising edges of TCK. The TAP Controller is also reset automaticly at power-up.

JTAG Port Registers

Overview

The various JTAG registers, refered to as TAP Registers, are selected (one at a time) via the sequences of 1s and 0s applied to TMS as TCK is strobed. Each of the TAP Registers are serial shift registers that capture serial input data on the rising edge of TCK and push serial data out on the next falling edge of TCK. When a register is selected it is placed between the TDI and TDO pins.

Instruction Register

The Instruction Register holds the instructions that are executed by the TAP controller when it is moved into the Run, Test/Idle or the various data register states. Instructions are 3 bits long. The Instruction Register can be loaded when it is placed between the TDI and TDO pins. The Instruction Register is automatically preloaded with the IDCODE instruction at power-up or whenever the controller is placed in Test-Logic-Reset state.

Bypass Register


The Bypass Register is a single-bit register that can be placed between TDI and TDO. It allows serial test data to be passed through the RAMs JTAG Port to another device in the scan chain with as little delay as possible.



Boundary Scan Register

Boundary Scan Register is a collection of flip flops that can be preset by the logic level found on the RAM's input or I/O pins. The flip flops are then daisy chained together so the levels found can be shifted serially out of the JTAG Port's TDO pin. The Boundary Scan Register also includes a number of place holder flip flops (always set to a logic 1). The relationship between the device pins and the bits in the Boundary Scan Register is described in the Scan Order Table following. The Boundary Scan Register, under the control of the TAP Controller, is loaded with the contents of the RAMs I/O ring when the controller is in Capture-DR state and then is placed between the TDI and TDO pins when the controller is moved to Shift-DR state. Two TAP instructions can be used to activate the Boundary Scan Register.

JTAG TAP Block Diagram



Identification (ID) Register

The ID Register is a 32-bit register that is loaded with a device and vendor specific 32-bit code when the controller is put in Capture-DR state with the IDCODE command loaded in the Instruction Register. The code is loaded from a 32-bit on-chip ROM. It describes various attributes of the RAM as indicated below. The register is then placed between the TDI and TDO pins when the controller is moved into Shift-DR state. Bit 0 in the register is the LSB and the first to reach TDO when shifting begins.

ID Register Contents

		Rev	ie ision ode						1	Not 1	Use	d					I/O GSI Technology JEDEC Vendor ID Code							Presence Register								
Bit #	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	1	10	9	8	7	6	5	4	3	2	1	0
x36	Х	Χ	Χ	Χ	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1	1	0	1	1	0	0	1	1
x32	Χ	Χ	Χ	Χ	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	1	1	0	1	1	0	0	1	1
x18	Χ	Χ	Χ	Χ	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	1	1	0	1	1	0	0	1	1
x16	Χ	Χ	Χ	Χ	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	1	1	0	1	1	0	0	1	1




Tap Controller Instruction Set

Overview

There are two classes of instructions defined in the Standard 1149.1-1990; the standard (Public) instructions, and device specific (Private) instructions. Some Public instructions, are mandatory for 1149.1 compliance. Optional Public instructions must be implemented in prescribed ways. Although the TAP controller in this device follows the 1149.1 conventions, it is not 1194.1-compliant because some of the mandatory instructions are not fully implemented. The TAP on this device may be used to monitor all input and I/O pads, but cannot be used to load address, data or control signals into the RAM or to preload the I/O buffers. This device will not perform EXTEST, INTEST or the SAMPLE/PRELOAD command.

When the TAP controller is placed in Capture-IR state the two least significant bits of the instruction register are loaded with 01. When the controller is moved to the Shift-IR state the Instruction Register is placed between TDI and TDO. In this state the desired instruction is serially loaded through the TDI input (while the previous contents are shifted out at TDO). For all instructions, the TAP executes newly loaded instructions only when the controller is moved to Update-IR state. The TAP instruction set for this device is listed in the following table.

JTAG Tap Controller State Diagram



Instruction Descriptions

BYPASS

When the BYPASS instruction is loaded in the Instruction Register the Bypass Register is placed between TDI and TDO. This occurs when the TAP controller is moved to the Shift-DR state. This allows the board level scan path to be shortened to facilitate testing of other devices in the scan path.

Rev: 1.15 6/2001 © 1998. Giga Semiconductor, Inc.



SAMPLE/PRELOAD

SAMPLE/PRELOAD is a Standard 1149.1 mandatory public instruction. When the SAMPLE/PRELOAD instruction is loaded in the Instruction Register, moving the TAP controller into the Capture-DR state loads the data in the RAMs input and I/O buffers into the Boundary Scan Register. Because the RAM clock is independent from the TAP Clock (TCK) it is possible for the TAP to attempt to capture the I/O ring contents while the input buffers are in transition (i.e. in a metastable state). Although allowing the TAP to sample metastable inputs will not harm the device, repeatable results cannot be expected. RAM input signals must be stabilized for long enough to meet the TAPs input data capture set-up plus hold time (tTS plus tTH). The RAMs clock inputs need not be paused for any other TAP operation except capturing the I/O ring contents into the Boundary Scan Register. Moving the controller to Shift-DR state then places the boundary scan register between the TDI and TDO pins. Because the PRELOAD portion of the command is not implemented in this device, moving the controller to the Update-DR state with the SAMPLE / PRELOAD instruction loaded in the Instruction Register has the same effect as the Pause-DR command. This functionality is not Standard 1149.1-compliant.

EXTEST

EXTEST is an IEEE 1149.1 mandatory public instruction. It is to be executed whenever the instruction register, whatever length it may be in the device, is loaded with all logic 0s. EXTEST is not implemented in this device. Therefore, this device is not 1149.1-compliant. Nevertheless, this RAM's TAP does respond to an all zeros instruction, as follows. With the EXTEST (000) instruction loaded in the instruction register the RAM responds just as it does in response to the BYPASS instruction described above.

IDCODE

The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in Capture-DR mode and places the ID register between the TDI and TDO pins in Shift-DR mode. The IDCODE instruction is the default instruction loaded in at power up and any time the controller is placed in the Test-Logic-Reset state.

SAMPLE-Z

If the SAMPLE-Z instruction is loaded in the instruction register, all RAM outputs are forced to an inactive drive state (high-Z) and the Boundary Scan Register is connected between TDI and TDO when the TAP controller is moved to the Shift-DR state.

RFU

These instructions are Reserved for Future Use. In this device they replicate the BYPASS instruction.



JTAG TAP Instruction Set Summary

Instruction	Code	Description	Notes
EXTEST	000	Replicates BYPASS instruction. Places Bypass Register between TDI and TDO. This RAM does not implement 1149.1 EXTEST function. *Not 1149.1 Compliant *	1
IDCODE	001	Preloads ID Register and places it between TDI and TDO.	1, 2
SAMPLE-Z	010	Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO. Forces all RAM output drivers to High-Z.	1
RFU	011	Do not use this instruction; Reserved for Future Use. Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.	1
SAMPLE/ PRELOAD	100	Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO. This RAM does not implement 1149.1 PRELOAD function. *Not 1149.1 Compliant *	1
GSI	101	GSI private instruction.	1
RFU	110	Do not use this instruction; Reserved for Future Use. Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.	1
BYPASS	111	Places Bypass Register between TDI and TDO.	1

Notes:

- 1. Instruction codes expressed in binary, MSB on left, LSB on right.
- 2. Default instruction automatically loaded at power-up and in test-logic-reset state.

JTAG Port Recommended Operating Conditions and DC Characteristics

Parameter	Symbol	Min.	Max.	Unit	Notes
Test Port Input High Voltage	V _{IHT}	1.7	V _{DD} +0.3	V	1, 2
Test Port Input Low Voltage	V _{ILT}	-0.3	0.8	V	1, 2
TMS, TCK and TDI Input Leakage Current	I _{INTH}	-300	1	uA	3
TMS, TCK and TDI Input Leakage Current	I _{INTL}	-1	1	uA	4
TDO Output Leakage Current	I _{OLT}	-1	1	uA	5
Test Port Output High Voltage	V _{OHT}	2.4	_	V	6, 7
Test Port Output Low Voltage	V _{OLT}	_	0.4	V	6, 8

Notes:

- 1. This device features input buffers compatible with both 3.3 V and 2.5 V I/O drivers.
- Input Under/overshoot voltage must be -2 V > Vi < V_{DD} +2 V with a pulse width not to exceed 20% tTKC.
- $3. \quad V_{DD} \ge V_{IN} \ge V_{IL}$
- 4. $0 \text{ V} \leq \text{V}_{IN} \leq \text{V}_{IL}$
- 5. Output Disable, $V_{OUT} = 0$ to V_{DD}
- 6. The TDO output driver is served by the V_{DD} supply.
- 7. $I_{OH} = -4 \text{ mA}$
- 8. $I_{OL} = +4 \text{ mA}$



JTAG Port AC Test Conditions

Parameter	Conditions
Input high level	2.3 V
Input low level	0.2 V
Input slew rate	1 V/ns
Input reference level	1.25 V
Output reference level	1.25 V


JTAG Port AC Test Load $\begin{array}{c|c} DQ & & \\ \hline & & \\ & & \\ V_T = 1.25 \text{ V} \end{array}$

* Distributed Test Jig Capacitance

Notes:

1. Include scope and jig capacitance.

JTAG Port Timing Diagram



JTAG Port AC Electrical Characteristics

Parameter	Symbol	Min	Max	Unit
TCK Cycle Time	tTKC	20	_	ns
TCK Low to TDO Valid	tTKQ	_	10	ns
TCK High Pulse Width	tTKH	10	_	ns
TCK Low Pulse Width	tTKL	10	_	ns
TDI & TMS Set Up Time	tTS	5	_	ns
TDI & TMS Hold Time	tTH	5	_	ns



GS882Z18/36B BGA Boundary Scan Register

Order	x36 x18		Bu	mp
Orc			x36	x18
1	PE		7	R
2	PH:	= 0	n/a	
3	A 1	0	3T	2T
4	A 1	1	4T	3T
5	A 1	2	5	Т
6	A 1	3	6R	
7	A 1	4	5	С
8	A 1	5	5	В
9	A 1	6	6	С
10	x36 = DQA9 x32 = NA = 0	NC = 1	6	Р
11	DQ _{A8}	NC = 1	7	N
12	DQ _{A4}	NC = 1	6	M
13	DQ _A 3	NC = 1	7	L
14	DQ _{A7}	NC = 1	6K	
15	DQA6	DQ _{A1}	7P	
16	DQ _{A5}	DQ _{A2}	6N	
17	DQ _{A2}	DQ _{A3}	6L	
18	DQ _{A1}	DQA4	7K	
19	ZZ	7	7	T
20	QI	QE		J
21	DQ _{B5}	DQ _{A5}	6H	
22	DQ _{B1}	DQA6	7G	
23	DQ _{B2}	DQ _{A7}	6F	
24	DQ _{B6}	DQA8	7E	
25	DQ _B 3	x18 =DQA9 x16 = NA = 0	7H	6D
26	DQ _{B4}	NC = 1	6G	
27	DQ _{B7}	NC = 1	6E	
28	DQ _{B8} NC = 1		7D	
29	x36 = DQ _{B9} x32 = NA = 0	A 18	6D	6T

Emate Bump x36 x18 30 A9 6A 31 A8 5A 32 A17 4G 33 NC = 0 4A 34 ADV 4B 35 G 4F 36 CKE 4M 37 W 4H 38 CK 4K 39 PH = 0 n/a 40 PH = 1 n/a 41 CE3 6B 42 BA 5L 43 BB BB 5G 3G 44 Bc NC = 1 3L 46 CE2 2B 2B 47 CE1 4E 4E 48 A7 3A 3A 49 A6 2A 2A 50 x36 = DQc9 NC = 1 2D 51 DQc8 NC = 1 1E 52 DQc4 NC = 1 2F 53 DQc3 NC = 1 1G <th colspan="5">can Register</th>	can Register					
30 A9 6A 31 A8 5A 32 A17 4G 33 NC = 0 4A 34 ADV 4B 35 G 4F 36 CKE 4M 37 W 4H 38 CK 4K 39 PH = 0 n/a 40 PH = 1 n/a 41 CE3 6B 42 BA 5L 43 BB BB 5G 3G 44 Bc NC = 1 3L 46 45 BD NC = 1 3L 46 CE2 2B 47 CE1 4E 4A A6 2A 50 x36 = DQc9 NC = 1 2D 2D 51 DQc8 NC = 1 2F 53 DQc3 NC = 1 1E 52 DQc4 NC = 1 2F	der	v 36	v36 v18		Bump	
31 A8 5A 32 A17 4G 33 NC = 0 4A 34 ADV 4B 35 G 4F 36 CKE 4M 37 W 4H 38 CK 4K 39 PH = 0 n/a 40 PH = 1 n/a 41 CE3 6B 42 BA 5L 43 BB BB 5G 3G 44 Bc NC = 1 3C 5G 45 BD NC = 1 3L 4E 46 CE2 2B 4T 4E 4E 48 A7 3A 49 A6 2A 50 x36 = DQc9 x32 = NA = 0 NC = 1 2D 51 DQc8 NC = 1 2F 53 DQc3 NC = 1 2F 53 DQc3 NC = 1 2H 55 DQc6 DQB1 1D 56 DQc5	ŏ	X30	XIO	x36	x18	
32 A17 4G 33 NC = 0 4A 34 ADV 4B 35 G 4F 36 CKE 4M 37 W 4H 38 CK 4K 39 PH = 0 n/a 40 PH = 1 n/a 41 CE3 6B 42 BA 5L 43 BB BB 5G 44 Bc NC = 1 3G 5G 45 BD NC = 1 3L 4E 46 CE2 2B 4T 4E 4E 48 A7 3A 3A 49 A6 2A 50 x36 = DQc9 NC = 1 2D 2D 51 DQc8 NC = 1 1E 52 DQc4 NC = 1 2F 53 DQc3 NC = 1 1G 54 DQc7 NC = 1 2H 55 DQc6 DQB1 1D 5	30	As	9	6	Α	
33 NC = 0 4A 34 ADV 4B 35 G 4F 36 CKE 4M 37 W 4H 38 CK 4K 39 PH = 0 n/a 40 PH = 1 n/a 41 CE3 6B 42 BA 5L 43 BB BB 5G 3G 44 Bc NC = 1 3C 5G 45 BD NC = 1 3L 4E 46 CE2 2B 4T 4E 4E 48 A7 3A 49 A6 2A 2A 50 x36 = DQc9 x32 = NA = 0 NC = 1 2D 2D 51 DQc8 NC = 1 1E 2D 52 DQc4 NC = 1 2F 2D 53 DQc3 NC = 1 2H 2D 54 DQc7 NC = 1 2H 2D 55 DQc6 DQB1 1D <td>31</td> <td>A</td> <td>3</td> <td>5</td> <td colspan="2">5A</td>	31	A	3	5	5A	
34 ADV 4B 35 G 4F 36 CKE 4M 37 W 4H 38 CK 4K 39 PH = 0 n/a 40 PH = 1 n/a 41 CE3 6B 42 BA 5L 43 BB BB 5G 3G 44 Bc NC = 1 3G 5G 45 BD NC = 1 3L 4E 46 CE2 2B 4T 4E 4E 48 A7 3A 3A 49 A6 2A 50 x36 = DQc9 x32 = NA = 0 NC = 1 2D 2D 51 DQc8 NC = 1 1E 2D 52 DQc4 NC = 1 2F 3 DQc3 NC = 1 1G 54 DQc7 NC = 1 2H 2D 2D 2D 2D 55 DQc6 DQB1 1D 1D 2D 2D 2D	32	A 1	7	4	4G	
35 G 4F 36 CKE 4M 37 W 4H 38 CK 4K 39 PH = 0 n/a 40 PH = 1 n/a 41 CE3 6B 42 BA 5L 43 BB BB 5G 3G 44 Bc NC = 1 3G 5G 45 BD NC = 1 3L 4E 46 CE2 2B 47 CE1 4E 4E 48 A7 3A 3A 49 A6 2A 2A 50 x36 = DQc9 x32 = NA = 0 NC = 1 2D 51 DQc8 NC = 1 1E 52 DQc4 NC = 1 2F 53 DQc3 NC = 1 2H 55 DQc6 DQB1 1D 56 DQc5 DQB2 2E 57 DQc2 DQB3 2G 58 DQc1 DQb	33	NC :	= 0	4	4A	
36 CKE 4M 37 W 4H 38 CK 4K 39 PH = 0 n/a 40 PH = 1 n/a 41 CE3 6B 42 BA 5L 43 BB BB 5G 3G 44 Bc NC = 1 3G 5G 45 BD NC = 1 3L 4E 46 CE2 2B 4T 4E 4E 48 A7 3A 3A 49 A6 2A 50 x36 = DQc9 x32 = NA = 0 NC = 1 2D 2D 51 DQc8 NC = 1 2F 53 DQc3 NC = 1 2F 53 DQc3 NC = 1 2H 55 DQc6 DQB1 1D 56 DQc5 DQB2 2E 57 DQc2 DQB3 2G 58 DQc	34	AD	V	4	В	
37 W 4H 38 CK 4K 39 PH = 0 n/a 40 PH = 1 n/a 41 CE3 6B 42 BA 5L 43 BB BB 5G 3G 44 Bc NC = 1 3G 5G 45 BD NC = 1 3L 46 CE2 2B 47 CE1 4E 48 A7 3A 49 A6 2A 50 x36 = DQc9 x32 = NA = 0 NC = 1 2D 51 DQc8 NC = 1 1E 52 DQc4 NC = 1 2F 53 DQc3 NC = 1 2F 53 DQc3 NC = 1 2H 55 DQc6 DQB1 1D 56 DQc5 DQB2 2E 57 DQc2 DQB3 2G 58 DQc1 DQb4 1H	35	G		4	F	
38 CK 4K 39 PH = 0 n/a 40 PH = 1 n/a 41 CE3 6B 42 BA 5L 43 BB BB 5G 44 Bc NC = 1 3G 5G 45 BD NC = 1 3L 46 CE2 2B 47 CE1 4E 4E 4E 4A 4E 4E	36	CK	E	4	М	
39 PH = 0 n/a 40 PH = 1 n/a 41 CE3 6B 42 BA 5L 43 BB BB 5G 3G 44 Bc NC = 1 3G 5G 45 BD NC = 1 3L 46 CE2 2B 47 CE1 4E 48 A7 3A 49 A6 2A 50 x36 = DQc9 x32 = NA = 0 NC = 1 2D 51 DQc8 NC = 1 1E 52 DQc4 NC = 1 2F 53 DQc3 NC = 1 2F 53 DQc3 NC = 1 2H 55 DQc6 DQB1 1D 56 DQc5 DQB2 2E 57 DQc2 DQB3 2G 58 DQc1 DQb4 1H	37	W	Ī	4	Н	
40 PH = 1 n/a 41 CE3 6B 42 BA 5L 43 BB BB 5G 3G 44 Bc NC = 1 3G 5G 45 BD NC = 1 3L 46 CE2 2B 47 CE1 4E 48 A7 3A 49 A6 2A 50 x36 = DQc9 x32 = NA = 0 NC = 1 2D 51 DQc8 NC = 1 1E 52 DQc4 NC = 1 2F 53 DQc3 NC = 1 1G 54 DQc7 NC = 1 2H 55 DQc6 DQB1 1D 56 DQc5 DQB2 2E 57 DQc2 DQB3 2G 58 DQc1 DQB4 1H	38	Cł	<	4	K	
41 CE3 6B 42 BA 5L 43 BB BB 5G 3G 44 Bc NC = 1 3G 5G 45 BD NC = 1 3L 46 CE2 2B 47 CE1 4E 48 A7 3A 49 A6 2A 50 x36 = DQc9 x32 = NA = 0 NC = 1 2D 51 DQc8 NC = 1 1E 52 DQc4 NC = 1 2F 53 DQc3 NC = 1 1G 54 DQc7 NC = 1 2H 55 DQc6 DQB1 1D 56 DQc5 DQB2 2E 57 DQc2 DQB3 2G 58 DQc1 DQB4 1H	39	PH:	= 0	n,	/a	
42 BA 5L 43 BB BB 5G 3G 44 Bc NC = 1 3G 5G 45 BD NC = 1 3L 46 CE2 2B 47 CE1 4E 48 A7 3A 49 A6 2A 50 x36 = DQc9 x32 = NA = 0 NC = 1 2D 51 DQc8 NC = 1 1E 52 DQc4 NC = 1 2F 53 DQc3 NC = 1 1G 54 DQc3 NC = 1 2H 55 DQc6 DQB1 1D 56 DQc5 DQB2 2E 57 DQc2 DQB3 2G 58 DQc1 DQb4 1H	40	PH:	= 1	n,	/a	
43 BB BB 5G 3G 44 Bc NC = 1 3G 5G 45 BD NC = 1 3L 46 CE2 2B 47 CE1 4E 48 A7 3A 49 A6 2A 50 x36 = DQc9 x32 = NA = 0 NC = 1 2D 51 DQc8 NC = 1 1E 52 DQc4 NC = 1 2F 53 DQc3 NC = 1 1G 54 DQc3 NC = 1 2H 55 DQc6 DQB1 1D 56 DQc5 DQB2 2E 57 DQc2 DQB3 2G 58 DQc1 DQB4 1H	41	CE	3	6	6B	
44 Bc NC = 1 3G 5G 45 BD NC = 1 3L 46 CE2 2B 47 CE1 4E 48 A7 3A 49 A6 2A 50 x36 = DQc9 x32 = NA = 0 NC = 1 2D 51 DQc8 NC = 1 1E 52 DQc4 NC = 1 2F 53 DQc3 NC = 1 1G 54 DQc7 NC = 1 2H 55 DQc6 DQB1 1D 56 DQc5 DQB2 2E 57 DQc2 DQB3 2G 58 DQc1 DQB4 1H	42	B	4	5	5L	
45 BD NC = 1 3L 46 CE2 2B 47 CE1 4E 48 A7 3A 49 A6 2A 50 x36 = DQc9 x32 = NA = 0 NC = 1 2D 51 DQc8 NC = 1 1E 52 DQc4 NC = 1 2F 53 DQc3 NC = 1 1G 54 DQc7 NC = 1 2H 55 DQc6 DQB1 1D 56 DQc5 DQB2 2E 57 DQc2 DQB3 2G 58 DQc1 DQB4 1H	43	Вв	Вв	5G	3G	
46 CE2 2B 47 CE1 4E 48 A7 3A 49 A6 2A 50 x36 = DQc9 x32 = NA = 0 NC = 1 2D 51 DQc8 NC = 1 1E 52 DQc4 NC = 1 2F 53 DQc3 NC = 1 1G 54 DQc7 NC = 1 2H 55 DQc6 DQB1 1D 56 DQc5 DQB2 2E 57 DQc2 DQB3 2G 58 DQc1 DQB4 1H	44	Bc	NC = 1	3G	5G	
47 CE1 4E 48 A7 3A 49 A6 2A 50 x36 = DQc9 x32 = NA = 0 NC = 1 2D 51 DQc8 NC = 1 1E 52 DQc4 NC = 1 2F 53 DQc3 NC = 1 1G 54 DQc7 NC = 1 2H 55 DQc6 DQB1 1D 56 DQc5 DQB2 2E 57 DQc2 DQB3 2G 58 DQc1 DQB4 1H	45	BD	NC = 1	3	L	
48 A7 3A 49 A6 2A 50 x36 = DQc9 x32 = NA = 0 NC = 1 2D 51 DQc8 NC = 1 1E 52 DQc4 NC = 1 2F 53 DQc3 NC = 1 1G 54 DQc7 NC = 1 2H 55 DQc6 DQB1 1D 56 DQc5 DQB2 2E 57 DQc2 DQB3 2G 58 DQc1 DQB4 1H	46	CE	CE ₂			
49 A6 2A 50 x36 = DQc9 x32 = NA = 0 NC = 1 2D 51 DQc8 NC = 1 1E 52 DQc4 NC = 1 2F 53 DQc3 NC = 1 1G 54 DQc7 NC = 1 2H 55 DQc6 DQB1 1D 56 DQc5 DQB2 2E 57 DQc2 DQB3 2G 58 DQc1 DQB4 1H	47	CE	CE ₁			
50 x36 = DQc9 x32 = NA = 0 NC = 1 51 DQc8 NC = 1 1E 52 DQc4 NC = 1 53 DQc3 NC = 1 54 DQc7 NC = 1 55 DQc6 DQB1 1D 56 DQc5 DQB2 2E 57 DQc2 DQB3 2G 58 DQc1 DQB4 1H	48	A:	7	3A		
50 x32 = NA = 0 NC = 1 2D 51 DQc8 NC = 1 1E 52 DQc4 NC = 1 2F 53 DQc3 NC = 1 1G 54 DQc7 NC = 1 2H 55 DQc6 DQB1 1D 56 DQc5 DQB2 2E 57 DQc2 DQB3 2G 58 DQc1 DQB4 1H	49	A	6	2	Α	
52 DQc4 NC = 1 2F 53 DQc3 NC = 1 1G 54 DQc7 NC = 1 2H 55 DQc6 DQB1 1D 56 DQc5 DQB2 2E 57 DQc2 DQB3 2G 58 DQc1 DQB4 1H	50		NC = 1	2	D	
53 DQc3 NC = 1 1G 54 DQc7 NC = 1 2H 55 DQc6 DQB1 1D 56 DQc5 DQB2 2E 57 DQc2 DQB3 2G 58 DQc1 DQB4 1H	51	DQc8	NC = 1	1	E	
54 DQc7 NC = 1 2H 55 DQc6 DQB1 1D 56 DQc5 DQB2 2E 57 DQc2 DQB3 2G 58 DQc1 DQB4 1H	52	DQc4	NC = 1	2	F	
55 DQc6 DQB1 1D 56 DQc5 DQB2 2E 57 DQc2 DQB3 2G 58 DQc1 DQB4 1H	53	DQc3				
56 DQc5 DQB2 2E 57 DQc2 DQB3 2G 58 DQc1 DQB4 1H	54	DQc7	NC = 1	2	2H	
57 DQc2 DQB3 2G 58 DQc1 DQB4 1H	55	DQc6	DQ _{B1}	1	1D	
58 DQc1 DQB4 1H	56	DQc5	DQ _{B2}			
<u> </u>	57	DQc2	DQ _{B3}			
59 FT 5R	58	<u> </u>				
	59	FT		5	R	

Order	x36 x18		Bu	mp
Or	X30	X10	x36	x18
60	DF)	3J	
61	PH:	= 1	n/a	
62	DQ _{D1}	DQ _{B5}	2	K
63	DQ _{D2}	DQ _{B6}	1	L
64	DQ _{D5}	DQ _{B7}	2	M
65	DQ _{D6}	DQ _{B8}	1	Ν
66	DQ _{D3}	x18 = DQ _{B9} x16 = NA = 0	1K	2P
67	DQ _{D4} NC = 1		2L	
68	DQ _{D7}	NC = 1	2N	
69	DQ _{D8}	NC = 1	1P	
70	x36 = DQ _{D9} x32 = NA = 0	NC = 1	2P	1K
71	LBO		3	R
72	A 5		2	O
73	A 4		3B	
74	Аз		3C	
75	A2		2R	
76	A 1		4N	
77	A ₀		4P	
78	ZQ 4D		D	


BPR 1999.08.11

Note:

- 1. The Boundary Scan Register contains a number of registers that are not connected to any pin. They default to the value shown at reset.
- 2. Registers are listed in exit order (i.e., Location 1 is the first out of the TDO pin).
- 3. NC = No Connect, NA = Not Active




FLXDrive Output Driver Characteristics




BPR 1999.05.18


Package Dimensions—119-Bump PBGA



Top View



Bottom View



Side View

Package Dimensions—119-Bump PBGA

Symbol	Description	Min	Nom	Max
А	Width	13.8	14.0	14.2
В	Length	21.8	22.0	22.2
С	Package Height (including ball)	_	_	2.40
D	Ball Size	0.60	0.75	0.90
E	Ball Height	0.50	0.60	0.70
F	Package Height (excluding balls)	_	1.46	1.70
G	Width between Balls	_	1.27	_
K	Package Height above board	0.80	0.90	1.00
N	Cut-out Package Width	_	12.00	_
Р	Foot Length	_	19.50	_
R	Width of package between balls	_	7.62	_
S	Length of package between balls	_	20.32	_
Т	Variance of Ball Height	_	0.15	_

Unit: mm

BPR 1999.05.18



Ordering Information—GSI NBT Synchronous SRAM

Org	Part Number ¹	Туре	Package	Speed ² (MHz/ns)	T _A ³	Status
512K x 18	GS882Z18B-11	ByteSafe NBT Pipeline/Flow Through	BGA	100/11	С	
512K x 18	GS882Z18B-100	ByteSafe NBT Pipeline/Flow Through	BGA	100/12	С	
512K x 18	GS882Z18B-80	ByteSafe NBT Pipeline/Flow Through	BGA	80/14	С	
512K x 18	GS882Z18B-66	ByteSafe NBT Pipeline/Flow Through	BGA	66/18	С	
256K x 36	GS882Z36B-11	ByteSafe NBT Pipeline/Flow Through	BGA	100/11	С	
256K x 36	GS882Z36B-100	ByteSafe NBT Pipeline/Flow Through	BGA	100/12	С	
256K x 36	GS882Z36B-80	ByteSafe NBT Pipeline/Flow Through BGA 80/14		С		
256K x 36	GS882Z36B-66	ByteSafe NBT Pipeline/Flow Through	BGA	66/18	С	
512K x 18	GS882Z18B-11I	ByteSafe NBT Pipeline/Flow Through	BGA	100/11	I	
512K x 18	GS882Z18B-100I	ByteSafe NBT Pipeline/Flow Through	BGA	100/12	I	
512K x 18	GS882Z18B-80I	ByteSafe NBT Pipeline/Flow Through	BGA	80/14	I	
512K x 18	GS882Z18B-66I	ByteSafe NBT Pipeline/Flow Through	BGA	66/18	I	
256K x 36	GS882Z36B-11I	ByteSafe NBT Pipeline/Flow Through	BGA	100/11	I	
256K x 36	GS882Z36B-100I	ByteSafe NBT Pipeline/Flow Through BGA 100/12 I				
256K x 36	GS882Z36B-80I	ByteSafe NBT Pipeline/Flow Through BGA 80/14 I				
256K x 36	GS882Z36B-66I	ByteSafe NBT Pipeline/Flow Through	BGA	66/18	I	

Notes:

- 1. Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS882Z36B-100IT.
- 2. The speed column indicates the cycle frequency (MHz) of the device in Pipeline mode and the latency (ns) in Flow Through mode. Each device is Pipeline/Flow Through mode-selectable by the user.
- 3. $T_A = C = Commercial Temperature Range$. $T_A = I = Industrial Temperature Range$.
- 4. GSI offers other versions this type of device in many different configurations and with a variety of different features, only some of which are covered in this data sheet. See the GSI Technology web site (www.gsitechnology.com) for a complete listing of current offerings

Rev: 1.15 6/2001 33/34 © 1998, Giga Semiconductor, Inc.



Revision History

DS/DateRev. Code: Old; New	Types of Changes Format or Content	Page /Revisions/Reason
GS882Z818/36BRev1.04h 5/ 1999; 1.05 9/1999	Format/Typos	 Last Page/Fixed "GSGS" in Ordering Information Note.Document/Changed format of all E's from EN to EN. Timing Diagrams/Changed format. ex. A0 to A0. Flow Through Timing Diagrams/Upper case "T" in Flow Through. thru to Through. Pin outs/Block Diagrams -Updated format to small caps. Added Rev History.
	Content	 Pin Outs/Numbered all data I/O's. Boundary Scan/Ordered Data I/O pins correctly. Speed Bins on Page 1/Last column-changed 12ns to 15ns and 15ns to 12ns.
GS882Z818/36B 1.05 9/ 1999K/ 1.06 10/1999	Format	Improved Appearance of Timing Diagrams.Minor formatting changes.
GS882Z818/36B 1.06 9/ 1999K 1.07 1/2000L	Content	 Changed pin 4J to VDD in x 18 Pinout. Took out overbar on NC in PinoutNew GSI Logo.Placed pin 4A in the No Connect list in the pin description.
Rev.1.10; 882Z18_r1_11	Content/Format	 Removed 166 and 150 MHz speed bins Used 100 MHz Pipeline numbers for 133 MHz Changed all 133 MHz references to 11 ns Updated format to comply with Technical Publications standards
882Z18_r1_11; 882Z18_r1_12	Content	Updated Capitance table—removed Input row and changed Output row to I/O
882Z18_r1_12; 882Z18_r1_13	Content	Corrected typo on pinouts
882Z18_r1_13; 882Z18_r1_14	Content	Removed SCD/DCD reference from Mode Pin Functions table on page 11
882Z18_r1_14; 882Z18_r1_15	Content	 Added parity bit references to x36 pad out Updated order of data input and output pins in pin description table