FAIRCHILD

SEMICONDUCTOR

74LVX244 Low Voltage Octal Buffer/Line Driver with **3-STATE** Outputs

General Description

The LVX244 is an octal non-inverting buffer and line driver designed to be employed as a memory address driver, clock driver and bus oriented transmitter or receiver which provides improved PC board density. The inputs tolerate up to 7V allowing interface of 5V systems to 3V systems.

Features


- Input voltage translation from 5V to 3V
- Ideal for low power/low noise 3.3V applications
- Guaranteed simultaneous switching noise level and dynamic threshold performance

Ordering Code:


Order Number	Package Number	Package Description
74LVX244M	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74LVX244SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LVX244MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Logic Symbol



Connection Diagram



Pin Descriptions

		17
	February 1993	Ę
	Revised March 1999	×
		24
		4
		0
Driver v	with	٤
		S
		lta
Features		ge
	anslation from 5V to 3V	74LVX244 Low Voltage Octal Buffer/Line Driver with 3-STATE Outputs
	wer/low noise 3.3V applications	Ct t
	multaneous switching noise level and	
dynamic thresh	old performance	Bu
		Iffe
		ľ
		-
Package	Description	le
tegrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide	모
0 ()/	AJ TYPE II, 5.3mm Wide	ĬŠ
all Outline Packag	e (TSSOP), JEDEC MO-153, 4.4mm Wide	Pr
the ordering code.		₹.
Pin Descri	ntions	5
		မှ
Pin Names	Description	E S
$\overline{OE}_1, \overline{OE}_2$	3-STATE Output Enable Inputs	P
I ₀ —I ₇	Inputs	Ш
0 ₀ -0 ₇	Outputs	<u>و</u>
<i>v</i> /	<u> </u>	f
		ŭ
Truth Tabl		S

Truth Tables

Ir	puts	Outputs				
OE ₁	In	(Pins 12, 14, 16, 18)				
L	L	L				
L	н	н				
н	х	Z				
Inputs		Outputs				
Ir	puts	Outputs				
	puts	Outputs (Pins 3, 5, 7, 9)				
	In L	(Pins 3, 5, 7, 9) L				

© 1999 Fairchild Semiconductor Corporation DS011552.prf

www.fairchildsemi.com

Absolute Maximum Ratings(Note 1)

Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Input Diode Current (IIK)	
$V_{I} = -0.5V$	–20 mA
DC Input Voltage (VI)	-0.5V to 7V
DC Output Diode Current (I _{OK})	
$V_{O} = -0.5V$	–20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V _O)	–0.5V to V _{CC} + 0.5V
DC Output Source	
or Sink Current (I _O)	±25 mA
DC V _{CC} or Ground Current	
(I _{CC} or I _{GND})	±75 mA
Storage Temperature (T _{STG})	-65°C to +150°C
Power Dissipation	180 mW

Recommended Operating Conditions (Note 2)

Supply Voltage (V _{CC})	2.0V to 3.6V
Input Voltage (V _I)	0V to 5.5V
Output Voltage (V _o)	0V to V _{CC}
Operating Temperature (T _A)	$-40^{\circ}C$ to $+85^{\circ}C$
Input Rise and Fall Time ($\Delta t/\Delta V$)	0 ns/V to 100 ns/V

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V _{cc}	T _A = +25°C		$T_{A}=-40^{\circ}C$ to $+85^{\circ}C$		Units	Conditions		
Symbol		•cc	Min	Min Typ		Min	Max	Units	Conditi	0115
VIH	HIGH Level Input	2.0	1.5			1.5				
	Voltage	3.0	2.0			2.0		V		
		3.6	2.4			2.4				
VIL	LOW Level Input	2.0			0.5		0.5			
	Voltage	3.0			0.8		0.8	V		
		3.6			0.8		0.8			
V _{OH}	HIGH Level Output	2.0	1.9	2.0		1.9			$V_{IN} = V_{IH} \text{ or } V_{IL}$	I _{OH} = -50 μA
	Voltage	3.0	2.9	3.0		2.9		V		I _{OH} = -50 μA
		3.0	2.58			2.48				$I_{OH} = -4 \text{ mA}$
V _{OL}	LOW Level Output	2.0		0.0	0.1		0.1		$V_{IN} = V_{IH} \text{ or } V_{IL}$	l _{OL} = 50 μA
	Voltage	3.0		0.0	0.1		0.1	V		l _{OL} = 50 μA
		3.0			0.36		0.44			$I_{OL} = 4 \text{ mA}$
I _{OZ}	3-STATE Output	3.6			±0.25		±2.5	μA	$V_{IN} = V_{IH} \text{ or } V_{IL}$	
	Off-State Current								$V_{OUT} = V_{CC}$ or G	ND
I _{IN}	Input Leakage Current	3.6			±0.1		±1.0	μΑ	$V_{IN} = 5.5V \text{ or } GN$	ID
I _{CC}	Quiescent Supply Current	3.6			4.0		40.0	μA	$V_{IN} = V_{CC}$ or GN	D

Noise Characteristics (Note 3)

Symbol	Parameter	V _{CC}	$T_A = 25^{\circ}C$		Units	C _L (pF)	
Cymbol	i arameter		Тур	Limit		0 _L (pr)	
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	3.3	0.5	0.8	V	50	
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	3.3	-0.5	-0.8	V	50	
V _{IHD}	Minimum HIGH Level Dynamic Input Voltage	3.3		2.0	V	50	
V _{ILD}	Maximum LOW Level Dynamic Input Voltage	3.3		0.8	V	50	

Note 3: Input $t_r = t_f = 3 \text{ ns}$


Symbol	Parameter	V _{cc}	$T_A = +25^{\circ}C$			$T_A=-40^\circ C$ to $+85^\circ C$		Units	Conditions
	Parameter	(V)	Min	Тур	Max	Min	Max	Units	Conditions
PLH	Propagation Delay	2.7		6.1	11.4	1.0	13.5		C _L = 15 pF
PHL	Time	-		8.6	14.9	1.0	17.0	ns	$C_L = 50 \text{ pF}$
		3.3 ± 0.3		4.7	7.1	1.0	8.5	115	C _L = 15 pF
				7.2	10.6	1.0	12.0		$C_L = 50 \text{ pF}$
PZL	3-STATE Output	2.7		7.1	13.8	1.0	16.5		C _L = 15 pF,
t _{PZH}	Enable Time								$R_L = 1 \ k\Omega$
				9.6	17.3	1.0	20.0	ns	C _L = 50 pF,
									$R_L = 1 \ k\Omega$
		3.3 ± 0.3		5.5	8.8	1.0	10.5		C _L = 15 pF,
									$R_L = 1 \ k\Omega$
				8.0	12.3	1.0	14.0		C _L = 50 pF,
									$R_L = 1 \ k\Omega$
PLZ	3-STATE Output	2.7		11.6	16.0	1.0	19.0	ns	C _L = 50 pF,
PHZ	Disable Time	3.3 ± 0.3		9.7	11.4	1.0	13.0	115	$R_L = 1 \ k\Omega$
^t oslh	Output to Output	2.7			1.5		1.5	ns	$C_L = 50 \text{ pF}$
OSHL	Skew (Note 4)	3.3			1.5		1.5	115	

Symbol	Parameter		T _A = +25°C		T _A =-40°C	Units	
	Farameter	Min	Тур	Max	Min	Max	
CIN	Input Capacitance		4	10		10	pF
COUT	Output Capacitance		6				pF
CPD	Power Dissipation Capacitance (Note 5)		19				pF


Note 5: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation: $l_{CC(opr.)} = \frac{C_{PO} \times V_{CC} \times f_{IN} + l_{CC}}{8 (per bit)}$

www.fairchildsemi.com



4



Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.