November 1999 Revised January 2000

# 74LVT2245 • 74LVTH2245 Low Voltage Octal Bidirectional Transceiver with 3-STATE Inputs/Outputs and 25Ω Series Resistors in the B Port Outputs

### **General Description**

**Ordering Code:** 

FAIRCHILD

SEMICONDUCTOR

The LVT2245 and LVTH2245 contain eight non-inverting bidirectional buffers with 3-STATE outputs and are intended for bus-oriented applications. The Transmit/ Receive (T/R) input determines the direction of data flow through the bidirectional transceiver. Transmit (active-HIGH) enables data from A Ports to B Ports; Receive (active-LOW) enables data from B Ports to A Ports. The Output Enable input, when HIGH, disables both A and B Ports by placing them in a high impedance state. The equivalent  $25\Omega$ -series resistor in the B Port helps reduce output overshoot and undershoot.

The LVTH2245 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs.

These transceivers are designed for low voltage (3.3V)  $V_{CC}$  applications, but with the capability to provide a TTL interface to a 5V environment. The LVT2245 and LVTH2245 are fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining low power dissipation.


#### Features

- $\blacksquare$  Input and output interface capability to systems at 5V V\_{CC}
- Equivalent 25 $\Omega$  series resistor on B Port outputs
- Bushold data inputs eliminate the need for external pullup resistors to hold unused inputs (74LVTH2245), also available without bushold feature (74LVT2245)
- Live insertion/extraction permitted
- Power Up/Down high impedance provides glitch-free bus loading
- Outputs source/sink –12 mA/+12 mA on B Port, -32 mA/+64 mA on A Port
- Latch-up performance exceeds 500 mA

Order Number	Package Number	Package Description
74LVT2245WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74LVT2245SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II 5.3mm Wide
74LVT2245MSA	MSA20	20-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide
74LVT2245MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74LVTH2245WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74LVTH2245SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II 5.3mm Wide
74LVTH2245MSA	MSA20	20-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide
74LVTH2245MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code

© 2000 Fairchild Semiconductor Corporation DS012173



## **Pin Descriptions**

Pin Names	Description
OE	Output Enable Input
T/R	Transmit/Receive Input
A <sub>0</sub> -A <sub>7</sub>	Side A Inputs or 3-STATE Outputs
B <sub>0</sub> -B <sub>7</sub>	Side B Inputs or 3-STATE Outputs

## **Truth Table**

Inp	outs	Outputo		
OE	T/R	Outputs		
L	L	Bus B Data to Bus A		
L	н	Bus A Data to Bus B		
н	х	HIGH-Z State		

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

Symbol	Parameter	Value	Conditions	Units	
V <sub>CC</sub>	Supply Voltage	-0.5 to +4.6		V	
VI	DC Input Voltage	-0.5 to +7.0		V	
Vo	Output Voltage	-0.5 to +7.0	Output in 3-STATE	V	
		-0.5 to +7.0	Output in HIGH or LOW State (Note 2)		
I <sub>IK</sub>	DC Input Diode Current	-50	V <sub>I</sub> < GND	mA	
I <sub>OK</sub>	DC Output Diode Current	-50	V <sub>O</sub> < GND	mA	
lo	DC Output Current	64	V <sub>O</sub> > V <sub>CC</sub> Output at HIGH State		
		128	V <sub>O</sub> > V <sub>CC</sub> Output at LOW State	mA	
I <sub>CC</sub>	DC Supply Current per Supply Pin	±64		mA	
I <sub>GND</sub>	DC Ground Current per Ground Pin	±128		mA	
T <sub>STG</sub>	Storage Temperature	-65 to +150		°C	

# **Recommended Operating Conditions**

Symbol	Parameter		Min	Max	Units
V <sub>CC</sub>	Supply Voltage		2.7	3.6	V
VI	Input Voltage		0	5.5	V
I <sub>OH</sub>	HIGH-Level Output Current	A Port		-32	4
		B Port		-12	mA
I <sub>OL</sub>	LOW-Level Output Current	A Port		64	
		B Port		12	mA
T <sub>A</sub>	Free Air Operating Temperature		-40	+85	°C
Δt/ΔV	Input Edge Rate, V <sub>IN</sub> = 0.8V–2.0V, V <sub>CC</sub> = 3.0V		0	10	ns/V

Note 1: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied. Note 2: I<sub>O</sub> Absolute Maximum Rating must be observed.

Cumhal	Demonster		V <sub>cc</sub>	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions
Symbol	Parameter		(V)	Min Max		Units	Conditions
V <sub>IK</sub>	Input Clamp Diode Voltage		2.7		-1.2	V	I <sub>I</sub> = -18 mA
V <sub>IH</sub>	Input HIGH Voltage		2.7–3.6	2.0		V	$V_0 \le 0.1V$ or
VIL	Input LOW Voltage		2.7–3.6		0.8	V	$V_O \ge V_{CC} - 0.1V$
V <sub>OH</sub>	Output HIGH Voltage	A Port	2.7	2.4		v	$I_{OH} = -8 \text{ mA}$
			3.0	2.0			I <sub>OH</sub> = -32 mA
		B Port	3.0	2.0		V	$I_{OH} = -12 \text{ mA}$
			2.7–3.6	V <sub>CC</sub> -0.2		V	I <sub>OH</sub> = -100 μA
V <sub>OL</sub>	Output LOW Voltage	A Port	2.7		0.5	-	$I_{OL} = 24 \text{ mA}$
			3.0 3.0		0.4 0.5	V	$I_{OL} = 16 \text{ mA}$
			3.0		0.55	-	$I_{OL} = 32 \text{ mA}$
		B Port	3.0		0.33	v	$I_{OL} = 64 \text{ mA}$ $I_{OL} = 12 \text{ mA}$
		BTOIL	2.7		0.2	v	$I_{OL} = 12 \text{ mA}$
I <sub>I(HOLD)</sub>	Bushold Input Minimum Dri	ve	3.0	75	0.2		V <sub>I</sub> = 0.8V
(Note 3)				-75		μA	$V_1 = 2.0V$
I <sub>I(OD)</sub>	Bushold Input Over-Drive		3.0	500		μA	(Note 4)
(Note 3)	Current to Change State			-500			(Note 5)
I	Input Current		3.6		10		$V_{1} = 5.5V$
		Control Pins	3.6		±1	· .	$V_I = 0V \text{ or } V_{CC}$
		Data Pins	3.6		-5	μA	$V_I = 0V$
					1		$V_I = V_{CC}$
I <sub>OFF</sub>	Power Off Leakage Current	t	0		±100	μΑ	$0V \le V_1 \text{ or } V_0 \le 5.5V$
I <sub>PU/PD</sub>	Power Up/Down		0–1.5V		±100	μA	$V_{O} = 0.5V$ to $3.0V$
	3-STATE Current		0 1.01		2.00	μυτ	$V_I = GND \text{ or } V_{CC}$
l <sub>OZL</sub>	3-STATE Output Leakage (		3.6		-5	μA	$V_0 = 0.5V$
I <sub>OZL</sub> (Note 3)	3-STATE Output Leakage (		3.6		-5	μΑ	$V_0 = 0.0V$
I <sub>OZH</sub>	3-STATE Output Leakage (		3.6		5	μA	V <sub>O</sub> = 3.0V
	3-STATE Output Leakage		3.6		5	μΑ	V <sub>O</sub> = 3.6V
I <sub>OZH</sub> +	3-STATE Output Leakage (	Surrent	3.6		10	μA	$V_{CC} < V_O \le 5.5V$
I <sub>CCH</sub>	Power Supply Current		3.6 3.6		0.19 5	mA	Outputs High
	Power Supply Current Power Supply Current		3.6		5 0.19	mA mA	Outputs Low Outputs Disabled
	Power Supply Current		3.0		0.19	IIIA	$V_{CC} \le V_O \le 5.5V,$
I <sub>CCZ</sub> +			3.6		0.19	mA	Outputs Disabled
$\Delta I_{CC}$	Increase in Power Supply ( (Note 6)	Current	3.6		0.2	mA	One Input at $V_{CC} - 0.6V$ Other Inputs at $V_{CC}$ or GNI
Note 4: An ext	s to Bushold versions only (74) ernal driver must source at lea ernal driver must sink at least t	st the specified cur					

# Dynamic Switching Characteristics (Note 7)

		V <sub>cc</sub>	$T_A = 25^{\circ}C$				Conditions	
Symbol	Parameter	(V)	Min	n Typ Max Unit		Units	C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500Ω	
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	3.3		0.8		V	(Note 8)	
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	3.3		-0.8		V	(Note 8)	

Note 7: Characterized in SOIC package. Guaranteed parameter, but not tested.

Note 8: Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. Output under test held LOW.


0 miliot			T <sub>A</sub> = −40°C to +85°C					
	Parameter		Units					
Symbol		V <sub>CC</sub> = 3.	$V_{CC} = 2.7V$					
		Min	Max	Min	Max			
t <sub>PLH</sub>	Propagation Delay Data to B Port Output	1.2	4.4	1.2	5.1			
t <sub>PHL</sub>		1.2	4.4	1.2	5.1	ns		
t <sub>PLH</sub>	Propagation Delay Data to A Port Output	1.2	3.6	1.2	4.0			
t <sub>PHL</sub>		1.2	3.5	1.2	4.0	ns		
t <sub>PZH</sub>	Output Enable Time for B Port Output	1.3	6.2	1.3	7.3			
t <sub>PZL</sub>		1.7	6.2	1.7	7.3	ns		
t <sub>PZH</sub>	Output Enable Time for A Port Output	1.3	5.5	1.3	7.1			
t <sub>PZL</sub>		1.7	5.7	1.7	6.7	ns		
t <sub>PHZ</sub>	Output Disable Time for B Port Output	2.0	5.9	2.0	6.5			
t <sub>PLZ</sub>		2.0	5.4	2.0	5.7	ns		
t <sub>PHZ</sub>	Output Disable Time for A Port Output	2.0	5.9	2.0	6.5			
t <sub>PLZ</sub>		2.0	5.0	2.0	5.1	ns		
t <sub>OSHL</sub>	A Port Output to Output Skew		1.0		1.0			
t <sub>OSLH</sub>	(Note 9)		1.0		1.0	ns		
t <sub>OSHL</sub>	B Port Output to Output Skew		1.0		1.0			
t <sub>OSLH</sub>	(Note 9)		1.0		1.0	ns		

Note 9: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>).

# Capacitance (Note 10)

Symbol	Parameter	Conditions	Typical	Units					
CIN	Input Capacitance	$V_{CC} = 0V, V_I = 0V \text{ or } V_{CC}$	4	pF					
C <sub>I/O</sub>	Input/Output Capacitance	$V_{CC} = 3.0V$ , $V_{O} = 0V$ or $V_{CC}$	8	pF					
Note 40. One offer	Note 40: Open site and the second of the second to the second U. OTD 000 Mathed 0040								

Note 10: Capacitance is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.



# 74LVT2245 • 74LVTH2245

