January 2000 Revised January 2000

FAIRCHILD

SEMICONDUCTOR

74LVTH16646 Low Voltage 16-Bit Transceiver/Register with 3-STATE Outputs

General Description

The LVTH16646 contains sixteen non-inverting bidirectional registered bus transceivers providing multiplexed transmission of data directly from the input bus or from the internal storage registers. Each byte has separate control inputs which can be shorted together for full 16-bit operation. The DIR inputs determine the direction of data flow through the device. The CPAB and CPBA inputs load data into the registers on the LOW-to-HIGH transition (see Functional Description).

The LVTH16646 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs.

These transceivers are designed for low-voltage (3.3V) V_{CC} applications, but with the capability to provide a TTL interface to a 5V environment. The LVTH16646 is fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining low power dissipation.

Features


- \blacksquare Input and output interface capability to systems at 5V $\rm V_{CC}$
- Bushold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- Power Up/Down high impedance provides glitch-free bus loading
- Outputs source/sink –32 mA/+64 mA
- Functionally compatible with the 74 series 16646
- Latch-up performance exceeds 500 mA

Ordering Code:

Order Number	Package Number	Package Description
74LVTH16646MEA	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide
74LVTH16646MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol



74LVTH16646

Connection Diagram						
Connection D	iagram 1 56 2 55 3 54 4 53 5 52 6 51 7 50 8 49 9 48 10 47 11 46 12 45 13 44 14 43 15 42 16 41 17 40 18 39 19 38 20 37 21 36 22 35 23 34 24 33 25 32 26 31 27 30	$\begin{array}{c} - \overline{OE}_1 \\ - CPBA_1 \\ - SBA_1 \\ - SBA_2 \\ - CPBA_2 \\ - CPBA_2 \\ - SBA_2 \\ - SB$				
DIR ₂ —	28 29					

Pin Descriptions

Pin Names	Description
A ₀ -A ₁₅	Data Register A Inputs/3-STATE Outputs
B ₀ -B ₁₅	Data Register B Inputs/3-STATE Outputs
CPAB _n , CPBA _n	Clock Pulse Inputs
SAB _n , SBA _n	Select Inputs
$\overline{OE}_1, \overline{OE}_2$	Output Enable Inputs
DIR _n	Direction Control Inputs


Truth Table(Note 1)


		Inp	outs			Data	a I/O	Outrast Operation Made	
OE ₁	DIR ₁	CPAB ₁	CPBA ₁	SAB ₁	SBA ₁	A ₀₋₇	В ₀₋₇	Output Operation Mode	
Н	Х	H or L	H or L	Х	Х			Isolation	
Н	Х	~	Х	Х	Х	Input	Input	Clock A _n Data into A Register	
н	Х	х	~	Х	Х			Clock B _n Data Into B Register	
L	Н	Х	Х	L	Х			A _n to B _n —Real Time (Transparent Mode)	
L	Н	~	Х	L	Х	Input	Output	It Clock An Data to A Register	
L	Н	H or L	Х	н	Х			A Register to B _n (Stored Mode)	
L	Н	~	Х	н	х			Clock A_n Data into A Register and Output to	
L	L	Х	Х	Х	L			B _n to A _n —Real Time (Transparent Mode)	
L	L	Х	~	Х	L	Output	Input	t Clock B _n Data into B Register	
L	L	Х	H or L	х	н			B Register to A _n (Stored Mode)	
L	L	Х	~	Х	Н			Clock B_n into B Register and Output to A_n	

Note 1: The data output functions may be enabled or disabled by various signals at the \overline{OE} and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every LOW-to-HIGH transition of the appropriate clock inputs. Also applies to data I/O (A and B: 8-15) and #2 control pins.

Functional Description

In the transceiver mode, data present at the HIGH impedance port may be stored in either the A or B register or both. The select (SAB_n, SBA_n) controls can multiplex stored and real-time. The examples shown below demonstrate the four fundamental bus-management functions that can be performed. The direction control (DIR_n) determines which bus will receive data when \overline{OE}_n is LOW. In the isolation mode (\overline{OE}_n HIGH), A data may be stored in one register and/or B data may be stored in the other register. When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two busses, A or B, may be driven at a time.





www.fairchildsemi.com

4

Symbol	Parameter	Value	Conditions	Units
V _{CC}	Supply Voltage	-0.5 to +4.6		V
VI	DC Input Voltage	-0.5 to +7.0		V
Vo	DC Output Voltage	-0.5 to +7.0	Output in 3-STATE	V
	F	-0.5 to +7.0	Output in HIGH or LOW State (Note 3)	V
I _{IK}	DC Input Diode Current	-50	V _I < GND	mA
lок	DC Output Diode Current	-50	V _O < GND	mA
l ₀	DC Output Current	64	V _O > V _{CC} Output at HIGH State	mA
	F	128	V _O > V _{CC} Output at LOW State	mA
I _{CC}	DC Supply Current per Supply Pin	±64		mA
I _{GND}	DC Ground Current per Ground Pin	±128		mA
T _{STG}	Storage Temperature	-65 to +150		°C

Recommended Operating Conditions

Symbol	Parameter	Min	Max	Units
V _{CC}	Supply Voltage	2.7	3.6	V
VI	Input Voltage	0	5.5	V
I _{ОН}	HIGH-Level Output Current		-32	mA
I _{OL}	LOW-Level Output Current		64	IIIA
T _A	Free-Air Operating Temperature	-40	85	°C
$\Delta t / \Delta V$	Input Edge Rate, V _{IN} = 0.8V–2.0V, V _{CC} = 3.0V	0	10	ns/V

Note 2: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied.

Note 3: I_O Absolute Maximum Rating must be observed.

74LVTH16646

-4+:-ricti -. 4.

DC Electrical Characteristics

				$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			
Symbol	Paramete	r	V _{CC} (V)	Min	Max	Units	Conditions
V _{IK}	Input Clamp Diode Voltage		2.7		-1.2	V	I _I = -18 mA
V _{IH}	Input HIGH Voltage		2.7-3.6	2.0		V	$V_0 \le 0.1 V$ or
V _{IL}	Input LOW Voltage		2.7-3.6		0.8	v	$V_O \ge V_{CC} - 0.1V$
V _{OH}	Output HIGH Voltage		2.7–3.6	V _{CC} - 0.2		V	$I_{OH} = -100 \ \mu A$
			2.7	2.4		V	I _{OH} = -8 mA
			3.0	2.0		V	I _{OH} = -32 mA
V _{OL}	Output LOW Voltage		2.7		0.2	V	I _{OL} = 100 μA
			2.7		0.5	V	I _{OL} = 24 mA
			3.0		0.4	V	I _{OL} = 16 mA
			3.0		0.5	V	I _{OL} = 32 mA
			3.0		0.55	V	I _{OL} = 64 mA
I _{I(HOLD)}	Bushold Input Minimum Dri	ve	3.0	75		μΑ	$V_{I} = 0.8V$
				-75		μΑ	$V_{I} = 2.0V$
I _{I(OD)}	Bushold Input Over-Drive		3.0	500		μΑ	(Note 4)
	Current to Change State			-500		μΑ	(Note 5)
կ	Input Current		3.6		10	μΑ	$V_{I} = 5.5V$
		Control Pins	3.6		±1	μΑ	$V_I = 0V \text{ or } V_{CC}$
		Data Pins	3.6		-5	μΑ	$V_I = 0V$
					1	μΑ	$V_I = V_{CC}$
I _{OFF}	Power Off Leakage Current		0		±100	μΑ	$0V \le V_1 \text{ or } V_0 \le 5.5V$
I _{PU/PD}	Power Up/Down 3-STATE		0–1.5V		±100	μA	$V_0 = 0.5V$ to 3.0V
	Output Current		0-1.57		100	μΑ	$V_I = GND \text{ or } V_{CC}$
I _{OZL}	3-STATE Output Leakage C	Current	3.6		-5	μΑ	$V_{O} = 0.0V$
I _{OZH}	3-STATE Output Leakage C	Current	3.6		5	μΑ	$V_0 = 3.6V$
I _{OZH} +	3-STATE Output Leakage Current		3.6		10	μΑ	$V_{CC} < V_O \le 5.5 V$
I _{CCH}	Power Supply Current		3.6		0.19	mA	Outputs HIGH
I _{CCL}	Power Supply Current		3.6		5	mA	Outputs LOW
I _{CCZ}	Power Supply Current		3.6		0.19	mA	Outputs Disabled
I _{ccz+}	Power Supply Current		3.6		0.19	mA	$V_{CC} \le V_O \le 5.5V$,
							Outputs Disabled
ΔI_{CC}	Increase in Power Supply C	Current	3.6		0.2	mA	One Input at V _{CC} – 0.6V
	(Note 6)						Other Inputs at $V_{\mbox{\scriptsize CC}}$ or GND

400C to 0000

Note 4: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 5: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

Note 6: This is the increase in supply current for each input that is at the specified voltage level rather than V_{CC} or GND.

Dynamic Switching Characteristics (Note 7)

		Vcc		$T_A = 25^{\circ}C$		Unite	Conditions $C_L = 50 \text{ pF},$ $R_L = 500\Omega$	
Symbol	Parameter	(V)	Min	Тур	Max	Units		
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	3.3		0.8		V	(Note 8)	
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	3.3		-0.8		V	(Note 8)	

Note 7: Characterized in SSOP package. Guaranteed parameter, but not tested.

Note 8: Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. Output under test held LOW.

			$T_A = -40^{\circ}C$ to $+85^{\circ}C$					
Symbol		Parameter		C _L = 50 pF	$R_L = 500\Omega$		Units	
Symbol		Farameter	V _{CC} = 3	$.3\pm0.3V$	V _{CC}	= 2.7V	Units	
		F	Min	Max	Min	Max		
f _{MAX}	Maximum Clock	Frequency	150		150		MHz	
t _{PLH}	Propagation Dela	y	1.3	5.4	1.3	5.9	ns	
t _{PHL}	CPAB or CPBA to	o A or B	1.3	5.2	1.3	5.8	115	
t _{PLH}	Propagation Dela	iy	1.0	4.4	1.0	4.7	ns	
t _{PHL}	Data to A or B	1.0	4.6	1.0	5.1	115		
t _{PLH}	Propagation Dela	1.0	4.6	1.0	5.4	ns		
t _{PHL}	SBA or SAB to A	1.0	4.8	1.0	5.6	113		
t _{PZH}	Output Enable Time		1.0	4.7	1.0	5.4	ns	
t _{PZL}	OE to A or B		1.0	5.1	1.0	6.0		
t _{PHZ}	Output Disable Time		2.0	5.6	2.0	6.1		
t _{PLZ}	OE to A or B		2.0	5.4	2.0	6.1	ns	
t _{PZH}	Output Enable Ti	me	1.0	4.9	1.0	5.4		
t _{PZL}	DIR to A or B		1.0	5.4	1.0	6.4	ns	
t _{PHZ}	Output Disable T	ime	1.5	6.4	1.5	7.1		
t _{PLZ}	DIR to A or B		1.5	5.4	1.5	5.9	ns	
t _W	Pulse Duration	CPAB or CPBA HIGH or LOW	3.3		3.3		ns	
t _S	Setup Time	A or B before CPAB or CPBA, Data HIGH	1.2	1	1.5	1		
		A or B before CPAB or CPBA, Data LOW	2.0	1	2.8	1	ns	
t _H	Hold Time	A or B after CPAB or CPBA, Data HIGH	0.5	1	0.0	1		
		A or B after CPAB or CPBA, Data LOW	0.5	1	0.5	1	ns	
t _{OSHL}	Output to Output	Skew (Note 9)		1.0		1.0		
tOSLH				1.0		1.0	ns	

Note 9: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same dev specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).

Capacitance (Note 10)

Symbol	Parameter	Conditions	Typical	Units
C _{IN}	Input Capacitance	$V_{CC} = Open, V_I = 0V \text{ or } V_{CC}$	4	pF
C _{I/O}	Input/Output Capacitance	$V_{CC} = 3.0V$, $V_{O} = 0V$ or V_{CC}	8	pF

Note 10: Capacitance is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.

