

January 1999 Revised April 1999

74LVT16373 • 74LVTH16373 Low Voltage 16-Bit Transparent Latch with 3-STATE Outputs

General Description

The LVT16373 and LVTH16373 contain sixteen non-inverting latches with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. The flip-flops appear transparent to the data when the Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable $(\overline{\text{OE}})$ is LOW. When $\overline{\text{OE}}$ is HIGH, the outputs are in a high impedance state.

The LVTH16373 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs.

These latches are designed for low-voltage (3.3V) V_{CC} applications, but with the capability to provide a TTL interface to a 5V environment. The LVT16373 and LVTH16373 are fabricated with an advanced BiCMOS technology to

achieve high speed operation similar to 5V ABT while maintaining a low power dissipation.

Features


- Input and output interface capability to systems at 5V
- Bushold data inputs eliminate the need for external pullup resistors to hold unused inputs (74LVTH16373), also available without bushold feature (74LVT16373).
- Live insertion/extraction permitted
- Power Up/Down high impedance provides glitch-free bus loading
- Outputs source/sink -32 mA/+64 mA
- Functionally compatible with the 74 series 16373
- Latch-up performance exceeds 500 mA

Ordering Code:


Order Number	Package Number	Package Descripion
74LVT16373MEA	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74LVT16373MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
74LVTH16373MEA	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74LVTH16373MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Logic Symbol



Connection Diagram



Pin Descriptions

Pin Names	Description
OEn	Output Enable Input (Active LOW)
LE _n	Latch Enable Input
I ₀ -I ₁₅	Inputs
O ₀ -O ₁₅	3-STATE Outputs

Truth Tables

	Inputs					
LE ₁	OE ₁	I ₀ -I ₇	O ₀ -O ₇			
Х	Н	Х	Z			
Н	L	L	L			
Н	L	Н	Н			
L	L	X	O _o			

	Outputs		
LE ₂	OE ₂	I ₈ –I ₁₅	O ₈ -O ₁₅
Х	Н	Х	Z
Н	L	L	L
Н	L	Н	Н
L	L	Χ	O _o

H = HIGH Voltage Level

Functional Description

The LVT16373 and LVTH16373 contain sixteen D-type latches with 3-STATE standard outputs. The device is byte controlled with each byte functioning identically, but independent of the other. Control pins can be shorted together to obtain full 16-bit operation. The following description applies to each byte. When the Latch Enable (LE_n) input is HIGH, data on the D_n enters the latches. In this condition the latches are transparent, i.e, a latch output will change states each time its D input changes. When LE_n is LOW, the latches store information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE_n. The 3-STATE standard outputs are controlled by the Output Enable (\overline{OE}_n) input. When \overline{OE}_n is LOW, the standard outputs are in the 2-state mode. When \overline{OE}_n is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

L = LOW Voltage Level

Z = HIGH Impedance

O_o = Previous output prior to HIGH to LOW transition of LE

Logic Diagrams Let the second of the second

Absolute Maximum Ratings(Note 1)								
Symbol	Parameter	Value	Conditions	Units				
V _{CC}	Supply Voltage	-0.5 to +4.6		V				
VI	DC Input Voltage	-0.5 to +7.0		V				
V _O	DC Output Voltage	-0.5 to +7.0	Output in 3-STATE	V				
		-0.5 to +7.0	Output in HIGH or LOW State (Note 2)					
	DO Inner Diada Oceanad		V . OND	A				

CC	- 11 7			
V _I	DC Input Voltage	-0.5 to +7.0		V
Vo	DC Output Voltage	-0.5 to +7.0	Output in 3-STATE	V
		-0.5 to +7.0	Output in HIGH or LOW State (Note 2)	
l _{IK}	DC Input Diode Current	-50	V _I < GND	mA
l _{ok}	DC Output Diode Current	-50	V _O < GND	mA
I _O	DC Output Current	64	V _O > V _{CC} Output at HIGH State	mA
		128	V _O > V _{CC} Output at LOW State	ША
I _{CC}	DC Supply Current per Supply Pin	±64		mA
I _{GND}	DC Ground Current per Ground Pin	±128		mA
T _{STG}	Storage Temperature	-65 to +150		°C

Recommended Operating Conditions

Symbol	Parameter		Max	Units
V _{CC}	Supply Voltage	2.7	3.6	V
VI	Input Voltage	0	5.5	V
I _{OH}	HIGH Level Output Current		-32	mA
l _{OL}	LOW Level Output Current		64	mA
T _A	Free-Air Operating Temperature	-40	85	°C
Δt/ΔV	Input Edge Rate, V _{IN} = 0.8V–2.0V, V _{CC} = 3.0V	0	10	ns/V

Note 1: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied.

Note 2: Io Absolute Maximum Rating must be observed.

DC Electrical Characteristics

	$T_A = -40^{\circ}C \text{ to } +8$			–40°C to +85°C				
Symbol	Parameter		V _{CC} (V)	Min	Typ (Note 3)	Max	Units	Conditions
V _{IK}	Input Clamp Diode Voltage		2.7			-1.2	V	I _I = -18 mA
V _{IH}	Input HIGH Voltage		2.7-3.6	2.0			V	V _O ≤ 0.1V or
V _{IL}	Input LOW Voltage		2.7-3.6			8.0	V	$V_O \ge V_{CC} - 0.1V$
V _{OH}	Output HIGH Voltage		2.7-3.6	V _{CC} - 0.2			V	$I_{OH} = -100 \mu A$
			2.7	2.4				I _{OH} = -8 mA
			3.0	2.0				I _{OH} = -32 mA
V _{OL}	Output LOW Voltage		2.7			0.2	V	I _{OL} = 100 μA
			2.7			0.5	1	I _{OL} = 24 mA
			3.0			0.4		I _{OL} = 16 mA
			3.0			0.5	1	I _{OL} = 32 mA
			3.0			0.55	1	I _{OL} = 64 mA
I _{I(HOLD)}	Bushold Input Minimum Driv	е	3.0	75			μΑ	$V_{I} = 0.8V$
(Note 4)				-75				V _I = 2.0V
I _{I(OD)}	Bushold Input Over-Drive		3.0	500			μΑ	(Note 5)
(Note 4)	Current to Change State			-500			1	(Note 6)
I	Input Current		3.6			10	μΑ	V _I = 5.5V
		Control Pins	3.6			±1		V _I = 0V or V _{CC}
		Data Pins	3.6			-5		$V_I = 0V$
						1	1	$V_I = V_{CC}$
I _{OFF}	Power Off Leakage Current		0			±100	μΑ	$0V \le V_I \text{ or } V_O \le 5.5V$
I _{PU/PD}	Power up/down 3-STATE		0-1.5V			±100	μА	V _O = 0.5V to 3.0V
	Output Current							$V_I = GND \text{ or } V_{CC}$
I _{OZL}	3-STATE Output Leakage C	urrent	3.6			-5	μΑ	V _O = 0.5V
I _{OZH}	3-STATE Output Leakage C	urrent	3.6			5	μΑ	V _O = 3.0V

DC Electrical Characteristics (Continued)

		v	T _A = -40°C to +85°C				
Symbol	Parameter	V _{CC} (V)	Min	Тур	Max	Units	Conditions
		()		(Note 3)			
I _{OZH} +	3-STATE Output Leakage Current	3.6			10	μΑ	$V_{CC} < V_O \le 5.5V$
I _{CCH}	Power Supply Current	3.6			0.19	mA	Outputs HIGH
I _{CCL}	Power Supply Current	3.6			5	mA	Outputs LOW
I _{CCZ}	Power Supply Current	3.6			0.19	mA	Outputs Disabled
I _{CCZ} +	Power Supply Current	3.6			0.19	mA	$V_{CC} \le V_O \le 5.5V$,
							Outputs Disabled
ΔI_{CC}	Increase in Power Supply Current	3.6			0.2	mA	One Input at V _{CC} – 0.6V
	(Note 7)						Other Inputs at V _{CC} or GND

Note 3: All typical values are at $V_{CC} = 3.3V$, $T_A = 25$ °C.

Note 4: Applies to bushold versions only (74LVTH16373).

Note 5: An external driver must source at least the specified current to switch from LOW to HIGH.

Note 6: An external driver must sink at least the specified current to switch from HIGH to LOW.

Note 7: This is the increase in supply current for each input that is at the specified voltage level rather than V_{CC} or GND.

Dynamic Switching Characteristics (Note 8)

		v _{cc}	T _A = 25°C				Conditions	
Symbol	Parameter	(V)	Min	Тур	Max	Units	$C_L = 50 \text{ pF},$ $R_L = 500\Omega$	
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	3.3		0.8		V	(Note 9)	
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	3.3		-0.8		V	(Note 9)	

Note 8: Characterized in SSOP package. Guaranteed parameter, but not tested.

Note 9: Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. Output under test held LOW.

AC Electrical Characteristics

		$T_A = -40$ °C to +85°C, $C_L = 50$ pF, $R_L = 500$ Ω						
Symbol	Parameter		$V_{CC} = 3.3V \pm 0.3$	3V	V _{CC}	Units		
,		Min	Typ (Note 10)	Max	Min	Max		
t _{PHL}	Propagation Delay	1.5		3.9	1.5	4.3	ns	
t _{PLH}	D _n to O _n	1.5		3.8	1.5	4.2		
t _{PHL}	Propagation Delay	1.9		4.2	1.9	4.4	ns	
t _{PLH}	LE to O _n	1.6		4.3	1.6	4.8		
t _{PZL}	Output Enable Time	1.3		4.3	1.3	4.9	ns	
t _{PZH}		1.0		4.3	1.0	5.1		
t _{PLZ}	Output Disable Time	1.5		4.7	1.5	4.8	ns	
t_{PHZ}		2.0		5.0	2.0	5.4		
t _S	Setup Time, D _n to LE	1.0			0.8		ns	
t _H	Hold Time, D _n to LE	1.0			1.1		ns	
t _W	LE Pulse Width	3.0			3.0		ns	
toshl	Output to Output Skew (Note 11)			1.0		1.0	ns	
t _{OSLH}				1.0		1.0		


Note 10: All typical values are at $V_{CC} = 3.3V$, $T_A = 25$ °C.

Note 11: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t_{OSHL}) or LOW to HIGH (t_{OSLH}).

Capacitance (Note 12)

Symbol	Parameter	Conditions	Typical	Units
C _{IN}	Input Capacitance	$V_{CC} = Open, V_I = 0V \text{ or } V_{CC}$	4	pF
C _{OUT}	Output Capacitance	$V_{CC} = 3.0V$, $V_{O} = 0V$ or V_{CC}	8	pF

Note 12: Capacitance is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.



	74LVT16373 • 74LVTH16373 Low Voltage 16-Bit Transparent Latch with 3-STATE Outp
	n 3-STATE Outputs
LIFE SUPPORT POLICY	
FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with	

instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the

user.

www.fairchildsemi.com