FAIRCHILD

SEMICONDUCTOR TM

January 1999 Revised November 1999

74LVT162245 • 74LVTH162245

Low Voltage 16-Bit Transceiver with 3-STATE Outputs and 25 Ω Series Resistors in A Port Outputs

General Description

The LVT162245 and LVTH162245 contains sixteen noninverting bidirectional buffers with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. Each byte has separate control inputs which can be shorted together for full 16-bit operation. The T/\overline{R} inputs determine the direction of data flow through the device. The \overline{OE} inputs disable both the A and B ports by placing them in a high impedance state.

The LVT162245 and LVTH162245 are designed with equivalent 25Ω series resistance in both the HIGH and LOW states on the A Port outputs. This design reduces line noise in applications such as memory address drivers, clock drivers, and bus transceivers/transmitters.

The LVTH162245 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs.

These non-inverting transceivers are designed for low-voltage (3.3V) V_{CC} applications, but with the capability to provide a TTL interface to a 5V environment. The LVT162245 and LVTH162245 are fabricated with an advanced BiC-MOS technology to achieve high speed operation similar to 5V ABT while maintaining a low power dissipation.

Features

- \blacksquare Input and output interface capability to systems at 5V V_{CC}
- Bushold data inputs eliminate the need for external pullup resistors to hold unused inputs (74LVTH162245), also available without bushold feature (74LVT162245).
- Live insertion/extraction permitted
- Power Up/Down high impedance provides glitch-free bus loading
- A Port outputs include equivalent series resistance of 25Ω making external termination resistors unnecessary and reducing overshoot and undershoot
- A Port outputs source/sink ±12 mA. B Port outputs source/sink -32 mA/+64 mA
- Functionally compatible with the 74 series 162245
- Latch-up performance exceeds 500 mA

Ordering	Code:
----------	-------

Order Number	Package Number	Package Description
74LVT162245MEA (Note 1)	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74LVT162245MTD (Note 1)	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
74LVTH162245MEA	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide [TUBE]
74LVTH162245MEX (Note 2)	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide [TAPE and REEL]
74LVTH162245MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide [TUBE]
74LVTH162245MTX (Note 2)	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide [TAPE and REEL]

Note 1: Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code. Note 2: Use this Order Number to receive devices in Tape and Reel.

© 1999 Fairchild Semiconductor Corporation DS012446

Logic Symbol		
A ₀ A ₁ A ₂ A ₃ A ₄ A	15 A ₆ A ₇ A ₈ Ag A	A10 A11 A12 A13 A14 A15
	2.0.7.8.9.	
T/R1		T/R2
B ₀ B ₁ B ₂ B ₃ B ₄ E	5 B ₆ B ₇ B ₈ B ₉ B	3 ₁₀ 8 ₁₁ 8 ₁₂ 8 ₁₃ 8 ₁₄ 8 ₁₅
Commontion D		
Connection D	lagram	
		7
⊺/R ₁ —	1 4	8 — 0E ₁
в _о —	2 4	0
в ₁ —	3 4	6 — A ₁
GND -	4 4	
в ₂ —	5 4	4
в ₃ —	6 4	5
v _{cc} —	7 4	
B ₄ —	8 4	*
B ₅ —	9 4	2
GND —	10 3	
B ₆ —	11 3	0
B ₇ —	12 3	/
В ₈ —	13 3	0
B ₉ — GND —	14 3	,
	15 3 16 3	
B ₁₀ — B ₁₁ —	17 3	14
v _{cc} –	17 3	1.1
ЧСС В ₁₂ —		1 V _{CC} 0 A ₁₂
B ₁₃	20 2	1.4
GND	21 2	13
B ₁₄ —		7 — A ₁₄
-14 B ₁₅ —		6 A ₁₅
T/R ₂ —		5 - OE,
	_	_ '

Pin Descriptions

Pin Names	Description
0E _n	Output Enable Input (Active LOW)
T/R _n	Transmit/Receive Input
A ₀ -A ₁₅	Side A Inputs/3-STATE Outputs
B ₀ -B ₁₅	Side B Inputs/3-STATE Outputs

Truth Tables

Inputs		Outputs
OE ₁	T/R ₁	
L	L	Bus B ₀ –B ₇ Data to Bus A ₀ –A ₇
L	н	Bus A ₀ -A ₇ Data to Bus B ₀ -B ₇
н	х	HIGH-Z State on A ₀ -A ₇ , B ₀ -B ₇
Inputs		Outputs
L	L	Bus B ₈ –B ₁₅ Data to Bus A ₈ –A ₁₅
L	L H	Bus B_8 – B_{15} Data to Bus A_8 – A_{15} Bus A_8 – A_{15} Data to Bus B_8 – B_{15}


L = LOW Voltage Level


X = Immaterial Z = High Impedance

Functional Description

The LVT162245 and LVTH162245 contain sixteen non-inverting bidirectional buffers with 3-STATE outputs. The device is byte controlled with each byte functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation.

Logic Diagrams





Please note that these diagrams are provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Symbol	Parameter	Value	Conditions	Units	
V _{CC}	Supply Voltage	-0.5 to +4.6		V	
VI	DC Input Voltage	-0.5 to +7.0		V	
V _O	Output Voltage	-0.5 to +7.0	Output in 3-STATE	V	
		-0.5 to +7.0	Output in HIGH or LOW State (Note 4)	- v	
I _{IK}	DC Input Diode Current	-50	V _I < GND	mA	
I _{ОК}	DC Output Diode Current	-50	V _O < GND	mA	
I _O	DC Output Current	64	V _O > V _{CC} Output at HIGH State	m 4	
		128	V _O > V _{CC} Output at LOW State	mA	
I _{CC}	DC Supply Current per Supply Pin	±64		mA	
I _{GND}	DC Ground Current per Ground Pin	±128		mA	
T _{STG}	Storage Temperature	-65 to +150		°C	

Recommended Operating Conditions

Symbol	Parameter			Max	Units
V _{CC}	Supply Voltage		2.7	3.6	V
VI	Input Voltage		0	5.5	V
I _{ОН}	HIGH-Level Output Current	B Port		-32	
		A Port		-12	mA
I _{OL}	LOW-Level Output Current	B Port		64	
		A Port		12	mA
T _A	Free Air Operating Temperature		-40	+85	°C
Δt/ΔV	Input Edge Rate, V _{IN} = 0.8V–2.0V, V _{CC} = 3.0V		0	10	ns/V

Note 3: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied. Note 4: I_O Absolute Maximum Rating must be observed.

			$T_A = -40^\circ$	C to +85°C			
Symbol	Parame	ter	V _{CC} (V)	Min	Мах	Units	Conditions
V _{IK}	Input Clamp Diode Volta	ge	2.7		-1.2	V	I _I = -18 mA
VIH	Input HIGH Voltage		2.7-3.6	2.0		V	$V_{\Omega} \le 0.1 V \text{ or}$
V _{IL}	Input LOW Voltage		2.7–3.6		0.8	V	$V_{O} \ge V_{CC} - 0.1V$
V _{OH}	Output HIGH Voltage	A Port	3.0	2.0		V	I _{OH} = -12 mA
			2.7-3.6	V _{CC} -0.2		V	I _{OH} = -100 μA
		B Port	2.7	2.4		V	I _{OH} = -8 mA
			3.0	2.0		v	I _{OH} = -32 mA
V _{OL}	Output LOW Voltage	A Port	3.0		0.8	V	I _{OL} = 12 mA
			2.7		0.2	V	I _{OL} = 100 μA
		B Port	2.7		0.5		I _{OL} = 24 mA
			3.0		0.4	v	I _{OL} = 16 mA
			3.0		0.5	v	I _{OL} = 32 mA
			3.0		0.55		I _{OL} = 64 mA
I(HOLD)	Bushold Input Minimum Drive		3.0	75		μA	V _I = 0.8V
(Note 5)				-75		μΑ	$V_{I} = 2.0V$
I _{I(OD)}	Bushold Input Over-Drive Current to Change State		3.0	500		μA	(Note 6)
(Note 5)				-500		μΑ	(Note 7)
l _l	Input Current		3.6		10		$V_{I} = 5.5V$
		Control Pins	3.6		±1	μA	$V_I = 0V \text{ or } V_{CC}$
		Data Pins	3.6		-5	μι	$V_I = 0V$
					1		$V_I = V_{CC}$
I _{OFF}	Power Off Leakage Curr	ent	0		±100	μA	$0V \le V_I \text{ or } V_O \le 5.5V$
I _{PU/PD}	Power Up/Down		0-1.5V		±100	μA	$V_0 = 0.5V \text{ to } 3.0V$
	3-STATE Current		0 1101			μ	$V_I = GND$ to V_{CC}
I _{OZL}	3-STATE Output Leakag		3.6		-5	μA	$V_0 = 0.5V$
I _{OZL} (Note 5)	3-STATE Output Leakag		3.6		-5	μA	$V_{0} = 0.0V$
I _{OZH}	3-STATE Output Leakag		3.6		5	μA	$V_0 = 3.0V$
I _{OZH} (Note 5)	3-STATE Output Leakag	e Current	3.6		5	μA	$V_0 = 3.6V$
I _{OZH} +	3-STATE Output Leakag	e Current	3.6		10	μA	$V_{CC} < V_O \le 5.5V$
I _{CCH}	Power Supply Current		3.6		0.19	mA	Outputs HIGH
I _{CCL}	Power Supply Current		3.6		5	mA	Outputs LOW
I _{CCZ}	Power Supply Current		3.6		0.19	mA	Outputs Disabled
I _{CCZ} +	Power Supply Current		3.6		0.19	mA	$V_{CC} \le V_O \le 5.5V$, Outputs Disabled
ΔI_{CC}	Increase in Power Suppl (Note 8)	y Current	3.6		0.2	mA	One Input at $V_{CC} - 0.6V$ Other Inputs at V_{CC} or GND

Note 5: Applies to Bushold versions only (74LVTH162245).

Note 6: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 7: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

Note 8: This is the increase in supply current for each input that is at the specified voltage level rather than V_{CC} or GND.

Dynamic Switching Characteristics (Note 9)

Symbol	Parameter	V _{cc}	T _A = 25°C				Conditions C ₁ = 50 pF	
		(Ÿ)	Min	Тур	Max	Units	$R_L = 50 \text{pr}$	
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	3.3		0.8		V	(Note 10)	
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	3.3		-0.8		V	(Note 10)	

Note 9: Characterized in SSOP package. Guaranteed parameter, but not tested.

Note 10: Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. Output under test held LOW.


		T _A = -40°C to +85°C					
Symbol	Parameter	$C_L = 50 \text{ pF}, R_L = 500 \Omega$					
		V _{CC} = 3.	$3V \pm 0.3V$	V _{CC} =	= 2.7V	Units	
		Min	Max	Min	Max		
t _{PLH}	Propagation Delay Data to A Port Output	1.0	4.0	1.0	4.6		
t _{PHL}		1.0	3.7	1.0	4.1	ns	
t _{PLH}	Propagation Delay Data to B Port Output	1.0	3.5	1.0	3.9	ns	
t _{PHL}		1.0	3.5	1.0	3.9		
t _{PZH}	Output Enable Time for A Port Output	1.0	5.3	1.0	6.3		
t _{PZL}		1.0	5.6	1.0	7.2	ns	
t _{PZH}	Output Enable Time for B Port Output	1.0	4.6	1.0	5.4		
t _{PZL}		1.0	5.3	1.0	6.9	ns	
t _{PHZ}	Output Disable Time for A Port Output	1.5	5.6	1.5	6.3		
t _{PLZ}		1.5	5.5	1.5	5.5	ns	
t _{PHZ}	Output Disable Time for B Port Output	1.5	5.4	1.5	6.1	ns	
t _{PLZ}		1.5	5.1	1.5	5.4	115	
t _{OSHL}	A Port Output to Output Skew		1.0		1.0		
t _{OSLH}	(Note 11)		1.0		1.0	ns	
t _{OSHL}	B Port Output to Output Skew		1.0		1.0	ns	
t _{OSLH}	(Note 11)		1.0		1.0	115	


Note 11: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).

Capacitance (Note 12)

Symbol	Parameter	Conditions	Typical	Units
C _{IN}	Input Capacitance	$V_{CC} = 0V, V_I = 0V \text{ or } V_{CC}$	4	pF
C _{I/O}	Input/Output Capacitance	$V_{CC} = 3.0$ V, $V_{O} = 0$ V or V_{CC}	8	pF

Note 12: Capacitance is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.





⁷⁴LVT162245 • 74LVTH162245 Low Voltage 16-Bit Transceiver with 3-STATE Outputs and 25 Ω Series Resistors