

March 1999 Revised June 1999

74LVT162244 • 74LVTH162244

Low Voltage 16-Bit Buffer/Line Driver with 3-STATE Outputs and 25 Ω Series Resistors in the Outputs

General Description

The LVT162244 and LVTH162244 contain sixteen non-inverting buffers with 3-STATE outputs designed to be employed as a memory and address driver, clock driver, or bus oriented transmitter/receiver. The device is nibble controlled. Individual 3-STATE control inputs can be shorted together for 8-bit or 16-bit operation.

The LVT162244 and LVTH162244 are designed with equivalent 25Ω series resistance in both the HIGH and LOW states of the output. This design reduces line noise in applications such as memory address drivers, clock drivers. and bus transceivers/transmitters.

The LVTH162244 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs.

These buffers and line drivers are designed for low-voltage (3.3V) V_{CC} applications, but with the capability to provide a TTL interface to a 5V environment. The LVT162244 and LVTH162244 are fabricated with an advanced BiCMOS

technology to achieve high speed operation similar to 5V ABT while maintaining a low power dissipation.

Features


- Input and output interface capability to systems at 5V V_{CC}
- Bushold data inputs eliminate the need for external pullup resistors to hold unused inputs (74LVTH162244), also available without bushold feature (74LVT162244).
- Live insertion/extraction permitted
- Power Up/Down high impedance provides glitch-free bus loading
- Outputs include equivalent series resistance of 25Ω to make external termination resistors unnecessary and reduce overshoot and undershoot
- Functionally compatible with the 74 series 162244
- Latch-up performance exceeds 500 mA

Ordering Code:

Order Number	Package Number	Package Description
74LVT162244MEA	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74LVT162244MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
74LVTH162244MEA	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74LVTH162244MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Logic Symbol



Connection Diagram

		. ,		
OE ₁	1	\bigcirc	48	$-\overline{\scriptscriptstyle{OE}}_2$
o _o —	2		47	ا _{اه} '
0, —	3		46	— I ₁
GND —	4		45	— GND
02 -	5		44	- ₂
03 —	6		43	— I ₃
v _{cc} —	7		42	— v _{cc}
o ₄ —	8		41	— I ₄
o ₅ —	9		40	— I ₅
GND —	10		39	— GND
o ₆ —	11		38	— I ₆
07 -	12		37	— 1 ₇
o ₈ —	13		36	— I ₈
o ₉ —	14		35	— I ₉
GND —	15		34	— GND
010	16		33	— I ₁₀
011	17		32	— I _{1 1}
v _{cc} —	18		31	— v _{cc}
012	19		30	- I ₁₂
013	20		29	— I ₁₃
GND —	21		28	— GND
014	22		27	- I ₁₄
015	23		26	- 1 ₁₅
ŌE ₄ —	24		25	\overline{OE}_3
l				1

Pin Descriptions

Pin Names	Description
OE n	Output Enable Inputs (Active LOW)
I ₀ -I ₁₅	Inputs
O ₀ -O ₁₅	Outputs


Truth Table

In	puts	Outputs
ŌE ₁	I ₀ -I ₃	O ₀ -O ₃
L	L	L
L	Н	Н
Н	X	Z
OE ₂	I ₄ –I ₇	O ₄ -O ₇
L	L	L
L	Н	Н
Н	X	Z
OE ₃	I ₈ –I ₁₁	O ₈ -O ₁₁
L	L	L
L	Н	Н
Н	X	Z
OE ₄	I ₁₂ –I ₁₅	O ₁₂ -O ₁₅
L	L	L
L	Н	Н
Н	X	Z

Functional Description

The LVT162244 and LVTH162244 contain sixteen non-inverting buffers with 3-STATE outputs. The device is nibble (4 bits) controlled with each nibble functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation.

Logic Diagram



Absolute Maximum Ratings(Note 1)

Symbol	Parameter	Value	Conditions	Units
V _{CC}	Supply Voltage	-0.5 to +4.6		V
VI	DC Input Voltage	-0.5 to +7.0		V
Vo	Output Voltage	-0.5 to +7.0	Output in 3-STATE	V
		-0.5 to +7.0	Output in HIGH or LOW State (Note 2)	v
I _{IK}	DC Input Diode Current	-50	V _I < GND	mA
I _{OK}	DC Output Diode Current	-50	V _O < GND	mA
I _O	DC Output Current	64	V _O > V _{CC} Output at HIGH State	mA
		128	V _O > V _{CC} Output at LOW State	IIIA
I _{CC}	DC Supply Current per Supply Pin	±64		mA
I _{GND}	DC Ground Current per Ground Pin	±128		mA
T _{STG}	Storage Temperature	-65 to +150		°C

Recommended Operating Conditions

Symbol	Parameter	Min	Max	Units
V _{CC}	Supply Voltage	2.7	3.6	V
VI	Input Voltage	0	5.5	V
I _{ОН}	HIGH-Level Output Current		-12	mA
I _{OL}	LOW-Level Output Current		12	mA
T _A	Free Air Operating Temperature	-40	+85	°C
$\Delta t/\Delta V$	Input Edge Rate, V _{IN} = 0.8V–2.0V, V _{CC} = 3.0V	0	10	ns/V

Note 1: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied.

Note 2: I_O Absolute Maximum Rating must be observed.

DC Electrical Characteristics

			.,	$T_A = -4$	10°C to +85	S°C			
Symbol	Para	meter	(V)	Min	Typ (Note 3)	Max	Units	Conditions	
V _{IK}	Input Clamp Diode Vo	oltage	2.7			-1.2	V	I _I = -18 mA	
V _{IH}	Input HIGH Voltage		2.7-3.6	2.0			V	$V_O \le 0.1 V$ or	
V _{IL}	Input LOW Voltage		2.7-3.6			0.8	V	$V_O \ge V_{CC} - 0.1V$	
V _{OH}	Output HIGH Voltage		2.7-3.6	V _{CC} -0.2			V	$I_{OH} = -100 \mu\text{A}$	
			3.0	2.0			l v	I _{OH} = -12 mA	
V _{OL}	Output LOW Voltage		2.7			0.2	V	I _{OL} = 100 μA	
			3.0			0.8	·	I _{OL} = 12 mA	
I _{I(HOLD)}	Bushold Input Minimu	m Drive	3.0	75			μА	V _I = 0.8V	
(Note 4)				-75			μΛ	V _I = 2.0V	
I _{I(OD)}	Bushold Input Over-D		3.0	500			μА	(Note 5)	
(Note 4)	Current to Change St	ate		-500			μΛ	(Note 6)	
II	Input Current		3.6			10		V _I = 5.5V	
		Control Pins	3.6			±1	μА	$V_I = 0V$ or V_{CC}	
		Data Pins	3.6			-5	μΛ	$V_I = 0V$	
						1		$V_I = V_{CC}$	
I _{OFF}	Power Off Leakage C	urrent	0			±100	μΑ	$0V \le V_I \text{ or } V_O \le 5.5V$	
I _{PU/PD}	Power Up/Down		0-1.5V			±100	μА	V _O = 0.5V to 3.0V	
	3-STATE Current		0 1.01			-100	μιν	$V_I = GND \text{ or } V_{CC}$	
I _{OZL}	3-STATE Output Leak	age Current	3.6			-5	μΑ	V _O = 0.5V	
I _{OZH}	3-STATE Output Leak	age Current	3.6			5	μА	V _O = 3.0V	
I _{OZH} +	3-STATE Output Leak	age Current	3.6			10	μА	$V_{CC} < V_O \le 5.5V$	
I _{CCH}	Power Supply Curren	t	3.6			0.19	mA	Outputs HIGH	
I _{CCL}	Power Supply Curren	t	3.6			5	mA	Outputs LOW	
I _{CCZ}	Power Supply Curren	t	3.6			0.19	mA	Outputs Disabled	

DC Electrical Characteristics (Continued)

		V _{cc}	T _A = -4	0°C to +85	°C		
Symbol	Parameter	(V)	Min	Typ (Note 3)	Max	Units	Conditions
I _{CCZ} +	Power Supply Current	3.6			0.19	mA	V _{CC} ≤ V _O ≤ 5.5V, Outputs Disabled
Δl _{CC}	Increase in Power Supply Current (Note 7)	3.6			0.2	mΔ	One Input at V _{CC} – 0.6V Other Inputs at V _{CC} or GND

Note 3: All typical values are at $V_{CC} = 3.3V$, $T_A = 25$ °C.

Note 4: Applies to bushold versions only (74LVTH162244).

Note 5: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 6: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

 $\textbf{Note 7:} \ \text{This is the increase in supply current for each input that is at the specified voltage level rather than V_{CC} or GND.}$

Dynamic Switching Characteristics (Note 8)

0h -1	Barrandar	v _{cc}	T _A = 25°C			Unite	Conditions $C_L = 50 \text{ pF},$ $R_L = 500\Omega$	
Symbol	Parameter	(V)	Min Typ Max		Units			
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	3.3		0.8		V	(Note 9)	
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	3.3		-0.8		V	(Note 9)	

Note 8: Characterized in SSOP package. Guaranteed parameter, but not tested.

Note 9: Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. Output under test held LOW.

AC Electrical Characteristics

			$T_A = -40$ °C to $+85$ °C, $C_L = 50$ pF, $R_L = 500\Omega$							
Symbol	Parameter		$V_{CC} = 3.3V \pm 0.3V$	V _{CC} =	2.7V	Units				
Cymbol	i arameter	Min	Тур	Max	Min	Max	Omis			
			(Note 10)							
t _{PLH}	Propagation Delay Data to Output	1.4		4.0	1.4	4.8	ns			
t _{PHL}		1.2		3.7	1.2	4.1	115			
t _{PZH}	Output Enable Time	1.2		5.1	1.2	6.5	ns			
t_{PZL}		1.4		5.4	1.4	6.9	115			
t _{PHZ}	Output Disable Time	2.0		5.0	2.0	5.4	ns			
t_{PLZ}		1.5		5.0	1.5	5.4	115			
t _{OSHL}	Output to Output Skew			1.0		1.0	ns			
toslh	(Note 11)									


Note 10: All typical values are at $V_{CC} = 3.3V$, $T_A = 25^{\circ}C$.

Note 11: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).

Capacitance (Note 12)

Symbol	Parameter	Conditions	Typical	Units
C _{IN}	Input Capacitance	$V_{CC} = 0V$, $V_I = 0V$ or V_{CC}	4	pF
C _{OUT}	Output Capacitance	$V_{CC} = 3.0V$, $V_{O} = 0V$ or V_{CC}	8	pF

Note 12: Capacitance is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.



tors in the Outputs	
ut F	
5	
ב	
2	
3	
	Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied a Fairchild reserves the right at any time without notice to change said circuitry and specifications.
	LIFE SUPPORT POLICY
	FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPOR
	DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHIL SEMICONDUCTOR CORPORATION. As used herein:
	L SEMILLINIDILLITUR LITERURATION. As used berein.

- which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com