April 1988 Revised March 2000

74F779 8-Bit Bidirectional Binary Counter with 3-STATE Outputs

General Description

FAIRCHILD

SEMICONDUCTOR

The 74F779 is a fully synchronous 8-stage up/down counter with multiplexed 3-STATE I/O ports for bus-oriented applications. All control functions (hold, count up, count down, synchronous load) are controlled by two mode pins (S₀, S₁). The device also features carry lookahead for easy cascading. All state changes are initiated by the rising edge of the clock.

Features


- Multiplexed 3-STATE I/O ports
- Built-in lookahead carry capability
- Count frequency 100 MHz typ
- Supply current 80 mA typ
- Available in SOIC (300 mil only)

Ordering Code:


Order Number	Package Number	Package Description					
74F779SC	M16B	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide					
74F779PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide					
Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.							

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code

Logic Symbol



Connection Diagram



© 2000 Fairchild Semiconductor Corporation DS009593

74F779


Unit Loading/Fan Out

Pin Names	Description	U.L.	Input I _{IH} /I _{IL}		
	Description	HIGH/LOW	Output I _{OH} /I _{OL}		
I/O ₀ –I/O ₇	Data Inputs	0.25/0.33	5 μA/–0.2 mA		
	Data Outputs	75/15 (12.5)	-3 mA/24 mA (20 mA)		
S ₀ , S ₁	Select Inputs	0.25/0.33	5 μA/–0.2 mA		
OE	Output Enable Input (Active LOW)	0.25/0.33	5 μA/–0.2 mA		
CET	Count Enable Trickle Input (Active LOW)	0.25/0.33	5 μA/–0.2 mA		
CP	Clock Pulse Input (Active Rising Edge)	0.25/0.33	5 μA/–0.2 mA		
TC	Terminal Count Output (Active LOW)	25/12.5	-1 mA/20 mA		

Function Table

S ₁	S ₀	CET	OE	СР	Function				
Х	Х	Х	Н	Х	I/O ₀ to I/O ₇ in High Z				
Х	Х	Х	L	Х	Flip-Flop Outputs Appear on I/O Lines				
L	L	Х	н	~	Parallel Load All Flip-Flops				
(Not	tLL)	н	Х	~	Hold (TC Held HIGH)				
н	L	L	Х	~	Count Up				
L	н	L	Х	~	Count Down				

 $\label{eq:linear} \begin{array}{l} L = HIGH \mbox{ Voltage Level} \\ L = LOW \mbox{ Voltage Level} \\ X = Immaterial \\ \end{tabular} \end{ta$



74F779

74F779

Absolute Maximum Ratings(Note 1)

Storage Temperature	$-65^{\circ}C$ to $+150^{\circ}C$
Ambient Temperature under Bias	$-55^{\circ}C$ to $+125^{\circ}C$
Junction Temperature under Bias	$-55^{\circ}C$ to $+150^{\circ}C$
$V_{\mbox{\scriptsize CC}}$ Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current ((Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	–0.5V to $V_{\mbox{\scriptsize CC}}$
3-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated $I_{OL} \left(mA \right)$
ESD Last Passing Voltage (Min)	4000V

Recommended Operating Conditions

Free Air Ambient	Temperature
Supply Voltage	

0°C to +70°C +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter		Min	Тур	Max	Units	V _{cc}	Conditions
VIH	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal
VIL	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage				-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH	10% V _{CC}	2.4			V	Min	I _{OH} = -3 mA
	Voltage	5% V_{CC}	2.7			v	IVIIII	10H2 IIIV
V _{OL}	Output LOW	10% V _{CC}			0.5	V	Min	I _{OL} = 20 mA
	Voltage	5% V_{CC}			0.5	v	IVIITI	$I_{OL} = 20 \text{ mA}$
IIH	Input HIGH Current				5.0	μΑ	Max	V _{IN} = 2.7V (Non-I/O Pins)
I _{BVI}	Input HIGH Current				7.0	μA	Max	V _{IN} = 7.0V (Non-I/O Pins)
	Breakdown Test				7.0	μΑ	IVIAX	$v_{\rm IN} = 7.00$ (NOI-1/O PINS)
I _{BVIT}	Input HIGH Current				0.5	mA	Max	V _{IN} = 5.5V (I/O _n)
	Breakdown (I/O)				0.5	IIIA	IVIAA	$v_{\rm IN} = 5.5 v (hO_{\rm n})$
ICEX	Output HIGH				50	μA	Max	$V_{OUT} = V_{CC}$
	Leakage Current				50	μΛ	IVICA	V001 - VCC
V _{ID}	Input Leakage		4.75			V	0.0	I _{ID} = 1.9 μA
	Test		4.75			v	0.0	All other pins grounded
I _{OD}	Output Leakage				3.75	μA	0.0	V _{IOD} = 150 mV
	Circuit Current				5.75	μΛ	0.0	All other pins grounded
I _{ZZ}	Bus Drainage Test				500	μΑ	0.0	V _{OUT} = 5.25V
IIL	Input LOW Current				-0.2	mA	Max	V _{IN} = 0.5V (Non I/O Pins)
I _{IH} + I _{OZH}	Output Leakage Current				70	μΑ	Max	$V_{OUT} = 2.7V (I/O_n)$
I _{IL} + I _{OZL}	Output Leakage Current				-200	μΑ	Max	$V_{OUT} = 0.5V (I/O_n)$
I _{OS}	Output Short-Circuit Current		-60		-150	mA	Max	V _{OUT} = 0V
I _{CCH}	Power Supply Current				90	mA	Max	V _O = HIGH
I _{CCL}	Power Supply Current				105	mA	Max	$V_0 = LOW$
I _{CCZ}	Power Supply Current				110	mA	Max	V _O = HIGH Z

AC Electrical Characteristics

Symbol	Parameter	T _A = +25°C V _{CC} = +5.0V C _L = 50 pF			$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$		Units	
		Min	Тур	Max	Min	Max	1	
f _{MAX}	Maximum Clock Frequency	100	105		90			
t _{PLH}	Propagation Delay	3.0	5.0	8.0	3.0	8.5	ns	
t _{PHL}	CP to I/On	5.0	7.5	11.0	5.0	11.0	115	
t _{PLH}	Propagation Delay	5.0	7.5	9.0	5.0	10.0		
t _{PHL}	CP to TC	5.0	9.3	10.5	5.0	11.5	ns	
t _{PLH}	Propagation Delay	2.5	3.8	5.5	2.5	6.0		
t _{PHL}	CET to TC	4.5	6.1	8.0	4.5	8.5	ns	
t _{PLH}	Propagation Delay	3.5	6.5	12.0	3.5	13.0		
t _{PHL}	SN to TC	3.5	7.5	12.0	3.5	13.0	ns	
t _{PZH}	Output Enable Time	3.0	5.0	7.0	3.0	8.0		
t _{PZL}	OE to I/On	5.0	8.0	10.0	5.0	10.5	ns	
t _{PHZ}	Output Disable Time	1.0	4.0	6.5	1.0	7.0		
t _{PLZ}	OE to I/On	1.0	3.7	6.5	1.0	7.0	ns	

AC Operating Requirements

Symbol		T _A =	+25°C	T _A = 0°C to +70°C			
	Parameter	$V_{CC} = +5.0V$		$V_{CC} = +5.0V$		Units	
		Min	Max	Min	Max		
t _S (H)	Setup Time	5.0		5.0		ns	
t _S (L)	I/O _n to CP	5.0		5.0		115	
t _H (H)	Hold Time	0.0		0.0		ns	
t _H (L)	I/O _n to CP	0.0		0.0		115	
t _S (H)	Setup Time	9.5		10.0			
t _S (L)	S _n to CP	9.5		10.0		ns	
t _H (H)	Hold Time	0.0		0.0		ns	
t _H (L)	S _n to CP	0.0		0.0		115	
t _S (H)	Setup Time	7.0		7.0			
t _S (L)	CET to CP	7.0		7.0		ns	
t _H (H)	Hold Time	0.0		0.0			
t _H (L)	CET to CP	0.0		0.0		ns	
t _W (H)	Clock Pulse Width	4.0		4.0			
t _W (L)	HIGH or LOW	4.0		4.0		ns	

74F779

