CY62256V

32K x 8 Static RAM

Features


- 55, 70 ns access time
- CMOS for optimum speed/power
- Wide voltage range: 2.7V-3.6V
- Low active power (70 ns, LL version)
 - 108 mW (max.)
- Low standby power (70 ns, LL version)
 - 18 μW (max.)
- Easy memory expansion with CE and OE features
- · TTL-compatible inputs and outputs
- Automatic power-down when deselected

Functional Description

The CY62256V is a high-performance CMOS static RAM organized as 32,768 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable (CE) and active LOW output enable (OE) and three-state drivers. This device has an automatic power-down feature, reducing the power consumption by 98% when deselected. The CY62256V is in the standard 450-mil-wide (300-mil body width) SOIC, TSOP, and reverse TSOP packages.


An active LOW write enable signal (WE) controls the writing/reading operation of the memory. When CE and WE inputs are both LOW, data on the eight data input/output pins (I/O₀ through I/O₇) is written into the memory location addressed by the address present on the address pins (A_0 through A_{14}). Reading the device is accomplished by selecting the device and enabling the outputs, $\overline{\text{CE}}$ and $\overline{\text{OE}}$ active LOW, while $\overline{\text{WE}}$ remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins is present on the eight data input/output pins.

The input/output pins remain in a high-impedance state unless the chip is selected, outputs are enabled, and write enable (WE) is HIGH. A die coat is used to ensure alpha immunity.






Pin Configurations (continued)



TSOP Reversed Top View



Selection Guide

		CY62256V-55	CY62256V-70
Maximum Access Time (ns)		55	70
Maximum Operating Current (mA)		50	50
	L	50	50
	LL	30	30
Maximum Standby Current (μA)		500	500
	L	50	50
	LL	5	5

Shaded area contains advanced information.

Maximum Ratings

(Above which the useful life may be in lines, not tested.)	mpaired. For user guide-
Storage Temperature	65°C to +150°C
Ambient Temperature with Power Applied	0°C to +70°C
Supply Voltage to Ground Potential (Pin 28 to Pin 14)	0.5V to +4.6V
DC Voltage Applied to Outputs in High 7 State ^[1]	-0.5V to Voc + 0.5V

DC Input Voltage ^[1]	-0.5V to V _{CC} + 0.5V
Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	>2001V
Latch-Up Current	>200 mA

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +70°C	2.7V to 3.6V
Mata.	•	

Note

^{1.} V_{IL} (min.) = -2.0V for pulse durations of less than 20 ns.



Electrical Characteristics Over the Operating Range

				CY62	256V-55	CY62	256V-70	
Parameter	Description	Test Conditions	Test Conditions		Max.	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -1.0 \text{ mA}$		2.4		2.4		V
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 2.1 mA			0.4		0.4	V
V _{IH}	Input HIGH Voltage			2.2	V _{CC} +0.3V	2.2	V _{CC} +0.3V	V
V _{IL}	Input LOW Voltage			-0.5	0.8	-0.5	0.8	V
I _{IX}	Input Load Current	$GND \le V_1 \le V_{CC}$		-1	+1	-1	+1	μΑ
I _{OZ}	Output Leakage Current	$GND \le V_O \le V_{CC}$, Output Disabled		-5	+5	-5	+5	μА
I _{OS}	Output Short Circuit Current ^[2]	V _{CC} = Max., V _{OUT} = GND			-200		-200	mA
I _{CC}	V _{CC} Operating Supply	V _{CC} = Max.,			50		50	mA
	Current	$I_{OUT} = 0 \text{ mA},$ $f = f_{MAX} = 1/t_{RC}$	L		50		50	mA
		· IVIAX "RC	LL		30		30	mA
I _{SB1}	Automatic CE	Max. V_{CC} , $\overline{CE} \ge V_{IH}$,			5		5	mA
	Power-Down Current— TTL Inputs	$V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$, $f = f_{MAX}$	L		3		3	mA
	1 12 mpato	VIN = VIL, I - IMAX	LL		1		1	mA
I _{SB2}	Automatic CE Max. V _{CC} ,				500		500	μΑ
	Power-Down Current— CMOS Inputs	$\overline{CE} \ge V_{CC} - 0.3V$ $V_{IN} \ge V_{CC} - 0.3V$	L		50		50	μΑ
	cco inputo	or $V_{IN} \le 0.3V$, $f = 0$	LL		5		5	μΑ

Shaded area contains advanced information.


Capacitance^[3]


Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	6	pF
C _{OUT}	Output Capacitance	$V_{CC} = 3.0V$	8	pF

Notes:

- Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds. Tested initially and after any design or process changes that may affect these parameters.

AC Test Loads and Waveforms








Data Retention Characteristics (Over the Operating Range)

Parameter	Description		Conditions ^[4]	Min.	Max.	Unit
V_{DR}	V _{CC} for Data Retention			2.0		V
I _{CCDR}	Data Retention Current		$V_{CC} = V_{DR} = 3.0V,$		200	μΑ
		L	$V_{CC} = V_{DR} = 3.0V,$ $\overline{CE} \ge V_{CC} - 0.3V,$ $V_{IN} \ge V_{CC} - 0.3V$ or $V_{IN} \le 0.3V$		20	μΑ
		LL	V _{IN} ≤ 0.3V		5	μΑ
t _{CDR} ^[3]	Chip Deselect to Data Retention Time	•		0		ns
t _R ^[3]	Operation Recovery Time			t _{RC}		ns

Data Retention Waveform



Switching Characteristics Over the Operating Range^[5]

		CY622	256V-55	CY62256V-70		
Parameter	Description	Min.	Max.	Min.	Max.	Unit
READ CYCLE			•	•	•	
t _{RC}	Read Cycle Time	55		70		ns
t _{AA}	Address to Data Valid		55		70	ns
t _{OHA}	Data Hold from Address Change	3		3		ns
t _{ACE}	CE LOW to Data Valid		55		70	ns
t _{DOE}	OE LOW to Data Valid		25		35	ns
t _{LZOE}	OE LOW to Low Z ^[6]	3		3		ns
t _{HZOE}	OE HIGH to High Z ^[6, 7]		20		25	ns
t _{LZCE}	CE LOW to Low Z ^[6]	3		3		ns
t _{HZCE}	CE HIGH to High Z ^[6, 7]		20		25	ns
t _{PU}	CE LOW to Power-Up	0		0		ns
t _{PD}	CE HIGH to Power-Down		55		70	ns

Shaded area contains advanced information.

Notes:

No input may exceed V_{CC} +0.3V. Test conditions assume signal transition time of 5 ns or less timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{OL}/I_{OH} and 100-pF load capacitance. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZOE} is less than t_{LZOE} , and t_{HZWE} is less than t_{LZWE} for any given device. t_{HZOE} , t_{HZCE} , and t_{HZWE} are specified with t_{LZCE} are specified with t_{LZCE} and t_{LZCE} are specified with t_{LZCE} are specified with t_{LZCE} and t_{LZCE} are specified with t_{LZCE} and t4. 5.




Switching Characteristics Over the Operating Range^[5] (continued)

		CY622	CY62256V-55		CY62256V-70		
Parameter			Max.	Min.	Max.	Unit	
WRITE CYCLE ^[8,9]	WRITE CYCLE ^[8,9]						
t _{WC}	Write Cycle Time	55		70		ns	
t _{SCE}	CE LOW to Write End	45		60		ns	
t _{AW}	Address Set-Up to Write End	45		60		ns	
t _{HA}	Address Hold from Write End	0		0		ns	
t _{SA}	Address Set-Up to Write Start	0		0		ns	
t _{PWE}	WE Pulse Width	40		50		ns	
t _{SD}	Data Set-Up to Write End	25		30		ns	
t _{HD}	Data Hold from Write End	0		0		ns	
t _{HZWE}	WE LOW to High Z ^[6, 7]		20		25	ns	
t _{LZWE}	WE HIGH to Low Z ^[6]	3		3		ns	


Shaded area contains advanced information.

Switching Waveforms

Read Cycle No. 1[10, 11]



Read Cycle No. 2 $^{[11,\ 12]}$




Notes:


- The internal write time of the memory is defined by the overlap of \overlap \text{CE LOW} and \overlap \text{WE LOW}. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
 The minimum write cycle time for write cycle #3 (WE controlled, \overlap{OE} LOW) is the sum of t




Switching Waveforms (continued)

Write Cycle No.1 (WE Controlled)^[8, 13, 14]





Write Cycle No. 3 (WE Controlled, $\overline{\text{OE}}$ LOW) $^{[\,9,\,14]}$




Notes:

- Data I/O is high impedance if OE = V_{IH}.
 If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.
 During this period, the I/Os are in output state and input signals should not be applied.




Typical DC and AC Characteristics


NORMALIZED SUPPLY CURRENT vs. SUPPLY VOLTAGE




NORMALIZED SUPPLY CURRENT vs. AMBIENT TEMPERATURE




OUTPUT SOURCE CURRENT




NORMALIZED ACCESS TIME vs. SUPPLY VOLTAGE




NORMALIZED ACCESS TIME vs. AMBIENT TEMPERATURE




OUTPUT SINK CURRENT vs. OUTPUT VOLTAGE




TYPICAL POWER-ON CURRENT vs. SUPPLY VOLTAGE



TYPICAL ACCESS TIME CHANGE vs. OUTPUT LOADING



NORMALIZED I_{CC} vs. CYCLE TIME





Truth Table

CE	WE	OE	Inputs/Outputs	Mode	Power
Н	Х	Х	High Z	Deselect/Power-Down	Standby (I _{SB})
L	Н	L	Data Out	Read	Active (I _{CC})
L	L	Х	Data In Write Activ		Active (I _{CC})
L	Н	Н	High Z	Deselect, Output Disabled	Active (I _{CC})

Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
55	CY62256V-55SNC	S22	28-Lead 450-Mil (300-Mil Body Width) SOIC	Commercial
	CY62256VL-55SNC	S22	28-Lead 450-Mil (300-Mil Body Width) SOIC	
	CY62256VLL-55SNC	S22	28-Lead 450-Mil (300-Mil Body Width) SOIC	
	CY62256V-55RZC	RZ28	28-Lead Reverse Thin Small Outline Package	
	CY62256VL-55RZC	RZ28	28-Lead Reverse Thin Small Outline Package	
	CY62256VLL-55RZC	RZ28	28-Lead Reverse Thin Small Outline Package	
	CY62256V-55ZC	Z28	28-Lead Thin Small Outline Package	
	CY62256VL-55ZC	Z28	28-Lead Thin Small Outline Package	
	CY62256VLL-55ZC	Z28	28-Lead Thin Small Outline Package	
70	CY62256V-70SNC	S22	28-Lead 450-Mil (300-Mil Body Width) SOIC	Commercial
	CY62256VL-70SNC	S22	28-Lead 450-Mil (300-Mil Body Width) SOIC	
	CY62256VLL-70SNC	S22	28-Lead 450-Mil (300-Mil Body Width) SOIC	
	CY62256V-70RZC	RZ28	28-Lead Reverse Thin Small Outline Package	
	CY62256VL-70RZC	RZ28	28-Lead Reverse Thin Small Outline Package	
	CY62256VLL-70RZC	RZ28	28-Lead Reverse Thin Small Outline Package	
	CY62256V-70ZC	Z28	28-Lead Thin Small Outline Package	
	CY62256VL-70ZC	Z28	28-Lead Thin Small Outline Package	
	CY62256VLL-70ZC	Z28	28-Lead Thin Small Outline Package	


Shaded area contains advanced information.

Document #: 38-00519




Package Diagrams


28-Lead 450-Mil (300-Mil Body Width) SOIC S22



DIMENSIONS IN INCHES MIN. MAX.
LEAD COPLANARITY 0.004 MAX.



28-Lead Reverse Thin Small Outline Package RZ28





Package Diagrams (continued)

28-Lead Thin Small Outline Package Z28

