

Austin Semiconductor, Inc.

### **128K x 32 EEPROM**

**EEPROM Memory Array** 

### **AVAILABLE AS MILITARY SPECIFICATIONS**

- SMD 5962-94585
- MIL-STD-883

#### **FEATURES**

- Access times of 120, 140, 150, 200, 250, and 300 ns
- Built in decoupling caps for low noise operation
- Organized as 128K x32; User configurable as 256K x16 or 512K x8
- Operation with single 5 volt supply
- Low power CMOS

ODTIONS

- TTL Compatible Inputs and Outputs
- Operating Temperature Ranges:

Military: -55°C to +125°C Industrial: -40°C to +85°C

OPTIONS	MARKINGS	
• Timing		
120 ns	-120	
140 ns	-140	
150 ns	-150	
200 ns	-200	
250 ns	-250	
300 ns	-300	
<ul> <li>Package</li> </ul>		
Ceramic Quad Flat p	oack Q	No. 703
Pin Grid Array- 8 Se	ries P	No. 904

MADKINGS

#### **GENERAL DESCRIPTION**

Pin Grid Array-8 Series

The Austin Semiconductor, Inc. AS8E128K32 is a 4 Megabit EEPROM Module organized as 128K x 32 bit. User configurable to 256K x16 or 512Kx 8. The module achieves high speed access, low power consumption and high reliability by employing advanced CMOS memory technology.

PN

No. 904

The military grade product is manufactured in compliance to the SMD and MIL-STD 883, making the AS8E128K32 ideally suited for military or space applications.

The module is offered in a 1.075 inch square ceramic pin grid array substrate. This package design provides the optimum space saving solution for boards that accept through hole packaging.

The module is also offered as a 68 lead 0.990 inch square ceramic quad flat pack. It has a max. height of 0.200 inch. This package design is targeted for those applications which require low profile SMT Packaging.

> For more products and information please visit our web site at www.austinsemiconductor.com

### PIN ASSIGNMENT

(Top View)

#### 66 Lead PGA

(Pins 8, 21, 28, 39 are no connects on the PN package)


1	12	23	34	45	56
O 1/08	O MES	O I/015	O 1/024	O vcc	O I/031
O 1/09	OCES	O I/014	O 1/025	○ CE4	O I/□30
O 1/010	O GND	○ I\D13	O 1\056	○ WE4	O 1/029
O A13	0 1/01	0 1/015	O 46	O I/027	O 1\□58
O A14	O A10	○ <del>DE</del>	O A7	O A3	O A0
O A15	O A11	○ NC	O NC	O 44	O A1
O A16	O ALS	○ WEI	O 48	O A5	O 42
O NC	O vcc	O 1/07	O 49	O <u>WE3</u>	O 1\053
O 1/00	O CEI	○ I\D6	O I/016	O <u>CE3</u>	O 1\055
O 1/01	O NC	O 1/05	O I/017	O GND	O 1\051
O 1\05	O 1\03	O I/04	O I\D18	O I/019	O 1\□50
11	22	33	44	55	66


#### 66 Lead PGA

(Pins 8, 21, 28, 39 are grounds on the P package)

1 12	23	34	45	56
O I/D8 O WES	F ○ 1/015	O 1/024	0 vcc	O I/031
○ 1/09 ○ CES	O I/□14	O 1/025	5 ○ CE4	O I/□30
O 1/010 GND	O 1/□13	O 1/056	O WE4	O 1\□59
O 413 O 1/0:	11 0 1/015	O 46	O I\05	7 O I/028
O A14 O A10	○ <del>de</del>	O A7	O A3	O A0
O A15 O A11	O GND	$\bigcirc$ GND	O 44	O A1
O 416 O 412	○ WEI	O 48	O A5	O 42
O GND O VCC	0 1/07	○ <sup>A9</sup>	$\bigcirc  \overline{\text{WE3}}$	O 1\□53
O 1/00 O CET	O 1/06	O 1/016	O <u>CE3</u>	O 1\□55
O I/DI O GND	O 1/05	O I/017	OGND	O IVESI
O 1\05 O 1\0:	3 () 1/04	O 1/018	O 1/019	O 1\050

#### 68 Lead CQFP





# ASI Austin Semiconductor, Inc.

### EEPROM AS8E128K32

#### **DEVICE IDENTIFICATION**

An extra 128 bytes of EEPROM memory is available on each die for user identification. By raising A9 to  $12V \pm 0.5V$  and using address locations 1FF80H to 1FFFFH the bytes may be written to or read from in the same manner as the regular memory array.

#### **DEVICE OPERATION**

The 128K x 32 EEPROM memory solution is an electrically erasable and programmable memory module that is accessed like a Static RAM for the read or write cycle without the need for external components. The device contains a 128-byte-page register to allow writing of up to 128 bytes of data simultaneously. During a write cycle, the address and 1 to 128 bytes of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a write cycle, the device will automatically write the latched data using an internal control timer. The end of a write cycle can be detected by DATA polling of I/O7. Once the end of a write cycle has been detected a new access for a read or write can begin.

#### **READ**

The memory module is accessed like a Static RAM. When CE\ and OE\ are low and WE\ is High, the data stored at the memory location determined by the address pins is asserted on the outputs. The module can be read as a 32 bit, 16 bit or 8 bit device. The outputs are put in the high impedance state when either CE\ or OE\ is high. This dual-line control gives designers flexibility in preventing bus contention in their system.

### **BYTEWRITE**

A low pulse on the WE\ or CE\ input with CE\ or WE\ low (respectively) and OE\ high initiates a write cycle. The address is latched on the falling edge of CE\ or WE\, whichever occurs last. The data is latched by the first rising edge of CE\ or WE\. Once a BWDW (byte, word or double word) write has been started it will automatically time itself to completion.

#### **PAGE WRITE**

The page write operation of the 128K x 32 EEPROM allows 1 to 128 BWDWs of data to be written into the device during a single internal programming period. Each new BWDW must be written within 150- $\mu$  sec  $(t_{\rm BLC})$  of the previous BWDW. If the  $t_{\rm BLC}$  limit is exceeded the memory module will cease accepting data and commence the internal programming operation. For each WE high to low transition during the page write operation, A7-A16 must be the same.

The A0-A6 inputs are used to specify which bytes within the page are to be written. The bytes may be loaded in any order and may be altered within the same load period. Only bytes which are specified for writing will be written; unnecessary cycling of other bytes within the page does not occur.

#### **DATA POLLING**

This memory module features DATA Polling to indicate the end of a write cycle. During a byte or page write cycle an attempted read

of the last byte written will result in the complement of the written data to be presented on I/O7. Once the write cycle has been completed, true data is valid on all outputs, and the next write cycle may begin. DATA Polling may begin at anytime during the write cycle.

#### **TOGGLE BIT**

In addition to DATA Polling the module provides another method for determining the end of a write cycle. During the write operation, successive attempts to read data from the device will result in I/O6 of the accessed die toggling between one and zero. Once the write has completed, I/O6 will stop toggling and valid data will be read. Reading the toggle bit may begin at any time during the write cycle.

#### **DATA PROTECTION**

If precautions are not taken, inadvertent writes may occur during transitions of the host power supply. The E<sup>2</sup> module has incorporated both hardware and software features that will protect the memory against inadvertent writes.

#### HARDWARE PROTECTION

Hardware features protect against inadvertent writes to the module in the following ways: (a) Vcc sense - if Vcc is below 3.8 V (typical) the write function is inhibited; (b) Vcc power-on delay once Vcc has reached 3.8 V the device will automatically time out 5 ms (typical) before allowing a write; (c) write inhibit - holding any one of OE\low, CE\high or WE\high inhibits write cycles; (d) noise filterpulses of less than 15 ns (typical) on the WE\ or CE\ inputs will not initiate a write cycle.

#### SOFTWARE DATA PROTECTION

A software controlled data protection feature has been implemented on the memory module. When enabled, the software data protection (SDP), will prevent inadvertent writes. The SDP feature may be enabled or disabled by the user and is shipped with SDP disabled, SDP is enabled by the host system issuing a series of three write commands; three specific bytes of data are written to three specific addresses (refer to Software Data Protection Algorithm). After writing the three byte command sequence and after  $t_{WC}$  the entire module will be protected from inadvertent write operations. It should be noted, that once protected the host may still perform a byte of page write to the module. This is done by preceding the data to be written by the same three byte command sequence used to enable SDP. Once set, SDP will remain active unless the disable command sequence is issued. Power transitions do not disable SDP and SDP will protect the 128K x 32 EEPROM during power-up and Power-down conditions. All command sequences must conform to the page write timing specifications. The data in the enable and disable command sequences is not written to the device and the memory addresses used in the sequence may be written with data in either a byte or page write operation.

After setting SDP, any attempt to write to the device without the three byte command sequence will start the internal write timers. No data will be written to the device; however, for the duration of  $t_{WC}$ , read operations will effectively be polling operations.



### Austin Semiconductor, Inc.

### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss	
Vcc	5V to +7.0V
Storage Temperature	65°C to +150°C
Short Circuit Output Current (per I/O)	20mA
Voltage on any Pin Relative to Vss	5V to Vcc+1 V
Max Junction Temperature**	+150°C
Thermal Resistance junction to case $(\theta_{JC})$ :	
Package Type Q	11.3° C/W
Package Type P & PN	2.8° C/W

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

\*\*Junction temperature depends upon package type, cycle time, loading, ambient temperature and airflow, and humidity (plastics).

# ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS $(-55^{\circ}\text{C} \le T_{A} \le 125^{\circ}\text{C} \text{ or } -40^{\circ}\text{C to } +85^{\circ}\text{C}; \text{Vcc} = 5\text{V} \pm 10\%)$

PARAMETER	CONDITIONS	SYMBOL	MIN	MAX	UNITS
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	V <sub>CC</sub> +0.3	>
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	٧
INPUT LEAKAGE CURRENT	$OV \leq V_{IN} \leq V_{CC}$	I <sub>LI</sub>		10	μΑ
OUTPUT LEAKAGE CURRENT	Outputs(s) Disabled, $OV \le V_{OUT} \le V_{CC}$	I <sub>LO</sub>		10	μΑ
Output High Voltage	I <sub>OH</sub> = -0.4mA	V <sub>OH</sub>	2.4		V
Output Low Voltage	I <sub>OL</sub> = 2.1mA	V <sub>OL</sub>		0.45	V
Supply Voltage		V <sub>CC</sub>	4.5	5.5	V

				MAX					
PARAMETER	CONDITIONS	SYM	-120	-140	-150	-200	-250	-300	UNITS
Power Supply Current: Operating	CE∖ <u>&lt;</u> V <sub>IL</sub> ; V <sub>CC</sub> =MAX, f = MAX = 1/t <sub>RC</sub> (MIN) Outputs Open	I <sub>cc</sub>	250	250	250	250	250	250	mA
	CE∖⊵V <sub>IH</sub> ; All Other Inputs ≤V <sub>IL</sub> or ≥V <sub>IH</sub> ; V <sub>CC</sub> =MAX, f =0 Hz	I <sub>SBT1</sub>	15	15	15	15	15	15	mA
Power Supply Current: Standby	CE\ $\geq$ V <sub>CC</sub> -0.2V; V <sub>CC</sub> =MAX, V <sub>IL</sub> $\leq$ V <sub>SS</sub> +0.2V or V <sub>IH</sub> $\geq$ V <sub>CC</sub> -0.2V; f = 0 Hz	I <sub>SBT2</sub>	1	1	1	1	1	1	mA
Standby	CE∖=V <sub>CC</sub> , OE∖=V <sub>H</sub> ; I/O 0 through 31 = open; Input=V <sub>CC</sub> =5.5Vdc.; A0 through A16 change at 5 MHz; CMOS levels	I <sub>SBT3</sub>	5	5	5	5	5	5	mA



### Austin Semiconductor, Inc.

### **CAPACITANCE TABLE**<sup>1</sup> $(V_{IN} = 0V, f = 1 \text{ MHz}, T_A = 25^{\circ}C)$

SYMBOL	PARAMETER	MAX	UNITS
C <sub>ADD</sub>	A0 - A16 Capacitance	40	pF
C <sub>OE</sub>	OE\ Capacitance	40	pF
$C_{WE}, C_{CE}$	WE\ and CE\ Capacitance	10	pF
C <sub>IO</sub>	I/O 0- I/O 31 Capacitance	12	pF

NOTE: 1. This parameter is guaranteed but not tested.

TRUTH TABLE				
MODE	CE	OE	WE	I/O
Read	V <sub>IL</sub>	$V_{IL}$	V <sub>IH</sub>	D <sub>OUT</sub>
Write (2)	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	D <sub>IN</sub>
Standby/Write	V <sub>IH</sub>	X (1)	Х	High Z
Write Inhibit	Х	Х	V <sub>IH</sub>	
Write Inhibit	Х	V <sub>IL</sub>	Х	
Output Disable	Х	V <sub>IH</sub>	Х	High Z

**NOTES:** 1. X can be  $V_{IL}$  or  $V_{IH}$  2. Refer to AC Programming Waveforms

### **ACTEST CONDITIONS**

### **TEST SPECIFICATIONS**

Input pulse levels	$\dots V_{ss}$ to 3V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	
Output load	See Figure 1




Figure 1

### **NOTES:**

Vz is programmable from -2V to +7V.


 $\boldsymbol{I}_{\text{OL}}$  and  $\boldsymbol{I}_{\text{OH}}$  programmable from 0 to 16 mA.

Vz is typically the midpoint of  $V_{OH}$  and  $V_{OL}$ .  $I_{OL}$  and  $I_{OH}$  are adjusted to simulate a typical resistive load

### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS** $(-55^{\circ}C \le T_{A} \le +125^{\circ}C \text{ or } -40^{\circ}C \text{ to } +85^{\circ}C; \text{ Vcc} = 5\text{V} +10\%)$

DESCRIPTION		120		1	140 1		150 2		200		50	300		
DESCRIPTION	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
Address to Output Delay	t <sub>ACC</sub>		120		140		150		200		250		300	ns
CE\ to Output Delay	t <sub>CE</sub>		120		140		150		200		250		300	ns
OE\ to Output Delay	t <sub>OE</sub>	0	50	0	55	0	55	0	55	0	55	0	55	ns
CE\ or OE\ to Output Float	t <sub>DF</sub>		55		55		55		55		55		55	ns
Output Hold from OE CE\ or Address, whichever comes first	t <sub>OH</sub>	0		0		0		0		0		0		ns

### **AC READ WAVEFORMS**(1,2,3)



- 1. CE\ may be delayed to  $t_{ACC}$ - $t_{CE}$  after the address transition without impact on  $t_{ACC}$ .

  2. OE\ may be delayed to  $t_{CE}$ - $t_{OE}$  after the falling edge of CE\ without impact on  $t_{CE}$  or by  $t_{ACC}$ - $t_{OE}$  after an address change without inpact on  $t_{ACC}$ .

  3.  $t_{DF}$  is specified from OE\ or CE\ whichever occurs first ( $C_L = 5pF$ ).




### Austin Semiconductor, Inc.


# ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC WRITE CHARACTERISTICS $(-55^{\circ}\text{C} \le T_{\text{A}} \le +125^{\circ}\text{C}; \ \text{Vcc} = 5\text{V} + 10\%)$

Symbol	Parameter	Min	Max	Units
t <sub>WC</sub>	Write Cyce Time		10	ms
t <sub>AS</sub>	Address Set-up Time	4		ns
t <sub>AH</sub>	Address Hold Time	50		ns
t <sub>DS</sub>	Data Set-up Time	50		ns
t <sub>DH</sub>	Data Hold Time	10		ns
t <sub>WP</sub>	Write Pulse Width	100		ns
t <sub>BLC</sub>	Byte Load Cycle Time		150	μs
t <sub>WPH</sub>	Write Pulse Width High	50		ns

### WRITE CYCLE NO 1.



### WRITE CYCLE NO 2.






### Austin Semiconductor, Inc.

### PAGE MODE CHARACTERISTICS


Symbol	Parameter	Min	Max	Unit
t <sub>AS</sub> , t <sub>OES</sub>	Address, OE\ Set-Up time	4		ns
t <sub>AH</sub>	Address, Hold time	50		ns
t <sub>CS</sub>	Chip Select Set-up Time	0		ns
t <sub>CH</sub>	Chip Select Hold Time	0		ns
t <sub>WP</sub>	Write Pulse Width (WE\ or CE\)	100		ns
t <sub>DS</sub>	Data Set-up Time	50		ns
t <sub>DH</sub> , t <sub>OEH</sub>	Data, OE\ Hold Time	10		ns

### PAGE MODE WRITE WAVEFORMS(1,2)



- NOTES: 1. A7 through A16 must specify the page address during each high to low transition of WE\ (or CE\).
  - 2. OE\ must be high only when WE\ and CE\ are both low.
  - 3. VD Valid Data
  - 4. VA Valid Address


### **CHIP ERASE WAVEFORMS**





Austin Semiconductor, Inc.


## Software Data Protection Enable Algorithm<sup>(1)</sup>




#### NOTES:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 A0 (Hex)
- Write Protect state will be active at end of write even if no other data is loaded.
- 3. Write Protect state will be deactivated at end of period even if no other data is loaded.
- 4. 1 to 128 bytes of data are loaded.

## Software Data Protection Disable Algorithm<sup>(1)</sup>



### SOFTWARE PROTECTED PROGRAM CYCLE WAVEFORM(1)(2)(3)



- 1. A0-A14 of the selected I/O bytes must conform to the addressing sequence for the first three bytes as shown above.
- 2. After the command sequence has been issued and a page write operation follows, the page address inputs (A7-A16) of the selected I/O bytes must be the same for each high to low transition of WE\ (or CE\).
- 3. OE Must be high only when WE\ and CE\ are both low.



### Austin Semiconductor, Inc.


### DATA POLLING CHARACTERISTICS(1)

Symbol	Parameter	Min	Max	Units
t <sub>DH</sub>	Data Hold Time	10		ns
t <sub>OEH</sub>	OE\ Hold Time	10		ns
t <sub>OE</sub>	OE\ to Output Delay (2)			ns
t <sub>WR</sub>	Write Recovery Time	0		ns

NOTES: 1. These parameters are characterized and not 100% tested.

2. See AC Read Characteristics.

### DATA POLLING WAVEFORMS




### TOGGLE BIT CHARACTERISTICS(1)

Symbol	Parameter	Min	Max	Units
t <sub>DH</sub>	Data Hold Time	10		ns
t <sub>OEH</sub>	OE\ Hold Time	10		ns
t <sub>OE</sub>	OE\ to Output Delay <sup>(2)</sup>			ns
t <sub>OEHP</sub>	OE\ High Pulse	150		ns
t <sub>WR</sub>	Write Recovery Time	0		ns

NOTES: 1. These parameters are characterized and not 100% tested.

2. See AC Read Characteristics.

### **TOGGLE BIT WAVEFORMS**(1,2,3)




NOTES: 1. Toggling either OE or CE or Both OE and CE will operate toggle bit.

Beginning and ending state of I/O6 will vary.
 Any address location may be used but the address should not vary.



### **MECHANICAL DEFINITIONS\***


ASI Case #703 (Package Designator Q) SMD 5962-94585, Case Outline M




	SMD SPECIFICATIONS		
SYMBOL	MIN	MAX	
Α	0.123	0.200	
A1	0.000	0.020	
b	0.013	0.017	
В	0.010 REF		
D	0.800	0.800 BSC	
D1	0.870	0.890	
D2	0.980	1.000	
D3	0.936	0.956	
е	0.050 BSC		
R	0.005		
L1	0.035	0.045	

### **MECHANICAL DEFINITIONS\***

ASI Case #904 (Package Designator P & PN) SMD 5962-94585, Case Outline 4 and 5





0.155

0.132

### ORDERING INFORMATION

EXAMPLE: AS8E128K32Q-250/XT

Device Number	Package Type	Speed ns	Process
AS8E128K32	Q	-120	/*
AS8E128K32	Q	-140	/*
AS8E128K32	Q	-150	/*
AS8E128K32	Q	-200	/*
AS8E128K32	Q	-250	/*
AS8E128K32	Q	-300	/*

**EXAMPLE:** AS8E128K32P-200/883C

Device Number	Package Type	Speed ns	Process
AS8E128K32	Р	-120	/*
AS8E128K32	PN	-120	/*
AS8E128K32	Р	-140	/*
AS8E128K32	PN	-140	/*
AS8E128K32	Р	-150	/*
AS8E128K32	PN	-150	/*
AS8E128K32	Р	-200	/*
AS8E128K32	PN	-200	/*
AS8E128K32	Р	-250	/*
AS8E128K32	PN	-250	/*
AS8E128K32	Р	-300	/*
AS8E128K32	PN	-300	/*

### \*AVAILABLE PROCESSES

IT = Industrial Temperature Range	$-40^{\circ}$ C to $+85^{\circ}$ C
XT = Extended Temperature Range	-55°C to +125°C
883C = Full Military Processing	$-55^{\circ}$ C to $+125^{\circ}$ C

### **PACKAGE NOTES**

P = Pins 8, 21, 28, and 39 are grounds.

PN = Pins 8, 21, 28, and 39 are no connects.

# ASI Austin Semiconductor, Inc.

### **EEPROM** AS8E128K32

# ASITO DSCC PART NUMBER CROSS REFERENCE\*

### ASI Package Designator Q

ASI Part #	SMD Part #
AS8E128K32Q-120/883C	5962-9458506HMA
AS8E128K32Q-120/883C	5962-9458506HMC
AS8E128K32Q-140/883C	5962-9458505HMA
AS8E128K32Q-140/883C	5962-9458505HMC
AS8E128K32Q-150/883C	5962-9458504HMA
AS8E128K32Q-150/883C	5962-9458504HMC
AS8E128K32Q-200/883C	5962-9458503HMA
AS8E128K32Q-200/883C	5962-9458503HMC
AS8E128K32Q-250/883C	5962-9458502HMA
AS8E128K32Q-250/883C	5962-9458502HMC
AS8E128K32Q-300/883C	5962-9458501HMA
AS8E128K32Q-300/883C	5962-9458501HMC

### ASI Package Designator P & PN

ASI Part #	SMD Part #
AS8E128K32P-120/883C	5962-9458506H5A
AS8E128K32P-120/883C	5962-9458506H5C
AS8E128K32P-140/883C	5962-9458505H5A
AS8E128K32P-140/883C	5962-9458505H5C
AS8E128K32P-150/883C	5962-9458504H5A
AS8E128K32P-150/883C	5962-9458504H5C
AS8E128K32P-200/883C	5962-9458503H5A
AS8E128K32P-200/883C	5962-9458503H5C
AS8E128K32P-250/883C	5962-9458502H5A
AS8E128K32P-250/883C	5962-9458502H5C
AS8E128K32P-300/883C	5962-9458501H5A
AS8E128K32P-300/883C	5962-9458501H5C
AS8E128K32PN-120/883C	5962-9458506H4A
AS8E128K32PN-120/883C	5962-9458506H4C
AS8E128K32PN-140/883C	5962-9458505H4A
AS8E128K32PN-140/883C	5962-9458505H4C
AS8E128K32PN-150/883C	5962-9458504H4A
AS8E128K32PN-150/883C	5962-9458504H4C
AS8E128K32PN-200/883C	5962-9458503H4A
AS8E128K32PN-200/883C	5962-9458503H4C
AS8E128K32PN-250/883C	5962-9458502H4A
AS8E128K32PN-250/883C	5962-9458502H4C
AS8E128K32PN-300/883C	5962-9458501H4A
AS8E128K32PN-300/883C	5962-9458501H4C

<sup>\*</sup> ASI part number is for reference only. Orders received referencing the SMD part number will be processed per the SMD.