December 2000 Advance Information




3.3V 256K × 32/36 pipeline burst synchronous SRAM

Features

- Organization: 262,144 words x 32 or 36 bits
- Fast clock speeds to 166 MHz in LVTTL/LVCMOS
- Fast clock to data access: 3.5/3.8/4.0/5.0 ns
- Fast OE access time: 3.5/3.8/4.0/5.0 ns
- Fully synchronous register-to-register operation
- Single register "Flow-through" mode
- Single-cycle deselect
- Dual-cycle deselect also available (AS7C33256PFD32A/ AS7C33256PFD36A)
- Pentium[®]^{*} compatible architecture and timing


Logic block diagram



• Asynchronous output enable control

- Economical 100-pin TQFP package
- Byte write enables
- Multiple chip enables for easy expansion
- 3.3 core power supply
- 2.5V or 3.3V I/O operation with separate V_{DDO}
- 30 mW typical standby power in power down mode
- NTD^{™*} pipeline architecture available (AS7C33256NTD32A/ AS7C33256NTD36A)

Pin arrangement



Selection guide

			AS7C33256PFS32A		
	-166	-150	-133	-100	Units
Minimum cycle time	6	6.7	7.5	10	ns
Maximum clock frequency	166.7	150	133.3	100	MHz
Maximum pipelined clock access time	3.5	3.8	4	5	ns
Maximum operating current	475	450	425	325	mA
Maximum standby current	130	110	100	90	mA
Maximum CMOS standby current (DC)	30	30	30	30	mA

*Pentium[®] is a registered trademark of Intel Corporation. NTD[™] is a trademark of Alliance Semiconductor Corporation. All trademarks mentioned in this document are the property of their respective owners.

ALLIANCE SEMICONDUCTOR

1

Functional description

The AS7C33256PFS32A and AS7C33256PFS36A are high-performance CMOS 8-Mbit synchronous Static Random Access Memory (SRAM) devices organized as 262,144 words x 32 or 36 bits, and incorporate a two-stage register-register pipeline for highest frequency on any given technology.

Timing for these devices is compatible with existing Pentium[®] synchronous cache specifications. This architecture is suited for ASIC, DSP (TMS320C6X), and PowerPC^{TM*}-based systems in computing, datacomm, instrumentation, and telecommunications systems.

Fast cycle times of 6/6.7/7.5/10 ns with clock access times (t_{CD}) of 3.5/3.8/4.0/5.0 ns enable 167, 150, 133 and 100 MHz bus frequencies. Three chip enable (CE) inputs permit easy memory expansion. Burst operation is initiated in one of two ways: the controller address strobe (ADSC), or the processor address strobe (ADSP). The burst advance pin (ADV) allows subsequent internally generated burst addresses.

Read cycles are initiated with $\overline{\text{ADSP}}$ (regardless of $\overline{\text{WE}}$ and $\overline{\text{ADSC}}$) using the new external address clocked into the on-chip address register when $\overline{\text{ADSP}}$ is sampled Low, the chip enables are sampled active, and the output buffer is enabled with $\overline{\text{OE}}$. In a read operation the data accessed by the current address, registered in the address registers by the positive edge of CLK, are carried to the data-out registers and driven on the output pins on the next positive edge of CLK. $\overline{\text{ADV}}$ is ignored on the clock edge that samples $\overline{\text{ADSP}}$ asserted, but is sampled on all subsequent clock edges. Address is incremented internally for the next access of the burst when $\overline{\text{ADV}}$ is sampled Low, and both address strobes are High. Burst operation is selectable with the $\overline{\text{LBO}}$ input. With $\overline{\text{LBO}}$ unconnected or driven High, burst operations use a Pentium[®] count sequence. With $\overline{\text{LBO}}$ driven LOW, the device uses a linear count sequence suitable for PowerPC^M} and many other applications.

Write cycles are performed by disabling the output buffers with \overline{OE} and asserting a write command. A global write enable \overline{GWE} writes all 32/36 bits regardless of the state of individual $\overline{BW[a:d]}$ inputs. Alternately, when \overline{GWE} is High, one or more bytes may be written by asserting \overline{BWE} and the appropriate individual byte \overline{BWn} signal(s).

 \overline{BWn} is ignored on the clock edge that samples \overline{ADSP} Low, but is sampled on all subsequent clock edges. Output buffers are disabled when \overline{BWn} is sampled LOW (regardless of \overline{OE}). Data is clocked into the data input register when \overline{BWn} is sampled Low. Address is incremented internally to the next burst address if \overline{BWn} and \overline{ADV} are sampled Low.

Read or write cycles may also be initiated with ADSC instead of ADSP. The differences between cycles initiated with ADSC and ADSP follow.

- ADSP must be sampled HIGH when ADSC is sampled LOW to initiate a cycle with ADSC.
- WE signals are sampled on the clock edge that samples ADSC LOW (and ADSP High).
- Master chip enable CEO blocks ADSP, but not ADSC.

AS7C33256PFS32A and AS7C33256PFS36A family operates from a core 3.3V power supply. I/Os use a separate power supply that can operate at 2.5V or 3.3V. These devices are available in a 100-pin 14×20 mm TQFP package.

*PowerPC[™] is a tradenark International Business Machines Corporation.

Capacitance

Parameter	Symbol	Signals	Test conditions	Max	Unit
Input capacitance	C _{IN}	Address and control pins	$V_{IN} = 0V$	5	pF
I/O capacitance	C _{I/O}	I/O pins	$V_{IN} = V_{OUT} = 0V$	7	pF

Write enable truth table (per byte)

GWE	BWE	BWn	WEn
L	Х	Х	Т
Н	L	L	Т
Н	Н	Х	F*
Н	L	Н	F [*]

Key:

X = Don't Care, L = Low, H = High, T = True, F = False; *= Valid read; n = a, b, c, d; WE, WEn = internal write signal.



Signal descriptions

SignalI/OPropertiesDescriptionCLKICLOCKClock. All inputs except OE, FT, ZZ, LBO are synchronous to this clock.A0-A17ISYNCAddress. Sampled when all chip enables are active and ADSC or ADSP are asserted.DQ[a,b,c,d]I/OSYNCData. Driven as output when the chip is enabled and OE is active.CE0ISYNCMaster chip enable. Sampled on clock edges when ADSP or ADSP or aDSC is active. When CE0 is inactive, ADSP is blocked. Refer to the Synchronous Truth Table for more information.CE1, CE2ISYNCSynchronous chip enables. Active HIGH and active Low, respectively. Sampled on clock edges when ADSC is active.ADSPISYNCAddress strobe processor. Asserted LOW to load a new bus address or to enter standby mode.ADSVISYNCAddress strobe controller. Asserted LOW to load a new address or to enter standby mode.ADVISYNCAddress strobe controller. Asserted LOW to write all 32/36 bits. When High, BWE and BW[a:G] control write enable. Asserted LOW to write all 32/36 bits. When High, BWE and BW[a:G] control write enable.BWEISYNCByte write enable. Suset to control write of individual bytes when CWE = HIGH and BWE = Low. If any of BW[a:G] is active with CWE = HIGH and BWE = LOW the cycle is a write cycle. If all BW[a:G] are inactive the cycle is a read cycle.OEIASYNCAsynchronous output enable. I/O pins are driven when OE is active and the chip is in read mode.BWEISYNCAdvance. When driven High, count sequence follows Intel XOR convention. When driven Low, count sequence follows Intel XOR convention. Wh		1	1	
A0-A17ISYNCAddress. Sampled when all chip enables are active and ADSC or ADSP are asserted.DQ[a,b,c,d]I/OSYNCData. Driven as output when the chip is enabled and OE is active.CE0ISYNCMaster chip enable. Sampled on clock edges when ADSP or ADSC is active. When CE0 is inactive, ADSP is blocked. Refer to the Synchronous Truth Table for more information.CE1, CE2ISYNCSynchronous chip enables. Active HIGH and active Low, respectively. Sampled on clock edges when ADSC is active.ADSPISYNCAddress strobe processor. Asserted LOW to load a new bus address or to enter standby mode.ADSCISYNCAddress strobe controller. Asserted LOW to load a new address or to enter standby mode.ADVISYNCAddress strobe controller. Asserted LOW to virite all 32/36 bits. When High, BWE and BW[a:d] control write enable.EWEISYNCByte write enable. Asserted LOW with GWE = HIGH to enable effect of BW[a:d] inputs.BW[a,b,c,d]ISYNCWrite enable. Used to control write of individual bytes when GWE = HIGH and BWE = Low. If any of BW[a:d] are inactive the cycle is a read cycle.OEIASYNCAsynchronous output enable. I/O pins are driven when OE is active and the chip is in read mode.DWEISYNCCount mode. When driven High, count sequence follows Intel XOR convention. When driven Low, count sequence follows Intel XOR convention. When driven Low, count sequence follows Inter and pycle.TWEISYNCStratticGlobal write enable. Used to control write enable for the pis is in read mode.BW[a,b,c,d]IS	Signal	I/O	-	Description
DQ[a,b,c,d]I/OSYNCData. Driven as output when the chip is enabled and \overline{OE} is active.CE0ISYNCMaster chip enable. Sampled on clock edges when \overline{ADSP} or \overline{ADSC} is active. When $\overline{CE0}$ is inactive, \overline{ADSP} is blocked. Refer to the Synchronous Truth Table for more information.CE1, CE2ISYNCSynchronous chip enables. Active HIGH and active Low, respectively. Sampled on clock edges when \overline{ADSP} is active.ADSPISYNCAddress strobe processor. Asserted LOW to load a new bus address or to enter standby mode.ADSCISYNCAddress strobe controller. Asserted LOW to load a new address or to enter standby mode.ADVISYNCAddress strobe controller. Asserted LOW to load a new address or to enter standby mode.CWEISYNCGlobal write enable. Asserted LOW to write all 32/36 bits. When High, BWE and BW[a:d] control write enable.BWEISYNCByte write enable. Asserted LOW with $\overline{GWE} = HIGH$ to enable effect of $\overline{BW[a:d]}$ inputs.BW[a,b,c,d]ISYNCWrite enable. Used to control write of individual bytes when $\overline{GWE} = HIGH$ and $\overline{BWE} =$ Low. If any of $\overline{BW[a:d]}$ is active with $\overline{GWE} = HIGH$ and $\overline{BWE} = LOW$ the cycle is a vrite cycle. If all $\overline{BW[a:d]}$ is active when \overline{OE} is a read cycle.OEIASYNCAsynchronous output enable. I/O pins are driven when \overline{OE} is active and the chip is in read mode.DEIASYNCCount mode. When driven High, count sequence follows Intel XOR convention. When driven Low, count sequence follows linear convention. This signal is internally pulled High. 18FTI <t< td=""><td>CLK</td><td>Ι</td><td>CLOCK</td><td></td></t<>	CLK	Ι	CLOCK	
CE0ISYNCMaster chip enable. Sampled on clock edges when ADSP or ADSC is active. When CE0 is inactive, ADSP is blocked. Refer to the Synchronous Truth Table for more information.CE1, CE2ISYNCSynchronous chip enables. Active HIGH and active Low, respectively. Sampled on clock edges when ADSC is active or when CE0 and ADSP are active.ADSPISYNCAddress strobe processor. Asserted LOW to load a new bus address or to enter standby mode.ADSCISYNCAddress strobe controller. Asserted LOW to load a new address or to enter standby mode.ADVISYNCAddress strobe controller. Asserted LOW to load a new address or to enter standby mode.ADVISYNCAdvance. Asserted LOW to continue burst read/write.GWEISYNCGlobal write enable. Asserted LOW to write all 32/36 bits. When High, BWE and BW[a:d] control write enable.BWEISYNCByte write enable. Asserted LOW with GWE = HIGH to enable effect of BW[a:d] inputs.BW[a,b,c,d]ISYNCWrite enables. Used to control write of individual bytes when GWE = HIGH and BWE = Low. If any of BW[a:d] is active with GWE = HIGH and BWE = LOW the cycle is a write cycle. If all BW[a:d] are inactive the cycle is a read cycle.GEIAsynchronous output enable. I/O pins are driven when OE is active and the chip is in read mode.IBOISTATIC default =Count mode. When driven High, count sequence follows Intel XOR convention. When driven Low, count sequence follows linear convention. This signal is internally pulled High. ¹⁸ FTISTATICFlow-through mode. When low, enables single re	A0-A17	Ι	SYNC	Address. Sampled when all chip enables are active and ADSC or ADSP are asserted.
CEOISTNCinactive, ADSP is blocked. Refer to the Synchronous Truth Table for more information.CE1, CE2ISYNCSynchronous chip enables. Active HIGH and active Low, respectively. Sampled on clock edges when ADSC is active or when CE0 and ADSP are active.ADSPISYNCAddress strobe processor. Asserted LOW to load a new bus address or to enter standby mode.ADSCISYNCAddress strobe controller. Asserted LOW to load a new address or to enter standby mode.ADVISYNCAdvance. Asserted LOW to continue burst read/write.GWEISYNCGlobal write enable. Asserted LOW to write all 32/36 bits. When High, BWE and BW[a:d] control write enable.BWEISYNCByte write enable. Asserted LOW with GWE = HIGH to enable effect of BW[a:d] inputs.BW[a,b,c,d]ISYNCWrite enables. Used to control write of individual bytes when GWE = HIGH and BWE = LOW. If any of BW[a:d] is active with GWE = HIGH and BWE = LOW the cycle is a write cycle. If all BW[a:d] is active with GWE = HIGH and BWE = LOW the cycle is a write cycle. If all BW[a:d] are inactive the cycle is a read cycle.OEIAsynchronous output enable. I/O pins are driven when OE is active and the chip is in read- mode.IBOISTATIC default = HIGHCount mode. When driven High, count sequence follows Intel XOR convention. When driven Low, count sequence follows linear convention. This signal is internally pulled High. ¹⁸ FTISTATIC VDD if unused or for pipelined operation.	DQ[a,b,c,d]	I/O	SYNC	Data. Driven as output when the chip is enabled and OE is active.
CET, CE2ISYNCedges when ADSC is active or when CE0 and ADSP are active.ADSPISYNCAddress strobe processor. Asserted LOW to load a new bus address or to enter standby mode.ADSCISYNCAddress strobe controller. Asserted LOW to load a new address or to enter standby mode.ADVISYNCAddress strobe controller. Asserted LOW to over the all 32/36 bits. When High, BWE and BW[a:d] control write enable. Asserted LOW to write all 32/36 bits. When High, BWE and BW[a:d] control write enable.BWEISYNCByte write enable. Asserted LOW with GWE = HIGH to enable effect of BW[a:d] inputs.BW[a,b,c,d]ISYNCByte write enables. Used to control write of individual bytes when GWE = HIGH and BWE = Low. If any of BW[a:d] is active with GWE = HIGH and BWE = LOW the cycle is a write cycle. If all BW[a:d] are inactive the cycle is a read cycle.OEIASYNCAsynchronous output enable. I/O pins are driven when OE is active and the chip is in read mode.IBOISTATIC effault = HIGHCount mode. When driven High, count sequence follows Intel XOR convention. When driven Low, count sequence follows linear convention. This signal is internally pulled High. ¹⁸ FTISTATICFlow-through mode. When low, enables single register flow-through mode. Connect to V _{DD} if unused or for pipelined operation.	CEO	Ι	SYNC	
ADSPISTNCmode.ADSCISYNCAddress strobe controller. Asserted LOW to load a new address or to enter standby mode.ADVISYNCAdvance. Asserted LOW to continue burst read/write.GWEISYNCGlobal write enable. Asserted LOW to write all 32/36 bits. When High, BWE and BW[a:d] control write enable.BWEISYNCByte write enable. Asserted LOW with GWE = HIGH to enable effect of BW[a:d] inputs.BW[a,b,c,d]ISYNCWrite enables. Used to control write of individual bytes when GWE = HIGH and BWE = Low. If any of BW[a:d] is active with GWE = HIGH and BWE = LOW the cycle is a write cycle. If all BW[a:d] are inactive the cycle is a read cycle.OEIASYNCAsynchronous output enable. I/O pins are driven when OE is active and the chip is in read mode.IBOISTATIC default = HIGHCount mode. When driven High, count sequence follows Intel XOR convention. When driven Low, count sequence follows linear convention. This signal is internally pulled High. 18FTISTATICFlow-through mode.When low, enables single register flow-through mode. Connect to VDD if unused or for pipelined operation.	CE1, <u>CE2</u>	Ι	SYNC	
ADVISYNCAdvance. Asserted LOW to continue burst read/write.GWEISYNCGlobal write enable. Asserted LOW to write all 32/36 bits. When High, BWE and BW[a:d] control write enable.BWEISYNCByte write enable. Asserted LOW with GWE = HIGH to enable effect of BW[a:d] inputs.BWEISYNCByte write enable. Asserted LOW with GWE = HIGH to enable effect of BW[a:d] inputs.BW[a,b,c,d]ISYNCWrite enables. Used to control write of individual bytes when GWE = HIGH and BWE = Low. If any of BW[a:d] is active with GWE = HIGH and BWE = LOW the cycle is a write cycle. If all BW[a:d] are inactive the cycle is a read cycle.OEIASYNCAsynchronous output enable. I/O pins are driven when OE is active and the chip is in read mode.IBOISTATIC HIGHCount mode. When driven High, count sequence follows Intel XOR convention. When driven Low, count sequence follows linear convention. This signal is internally pulled High. 18FTISTATICFlow-through mode.When low, enables single register flow-through mode. Connect to VDD if unused or for pipelined operation.	ADSP	Ι	SYNC	
GWEISYNCGlobal write enable. Asserted LOW to write all 32/36 bits. When High, BWE and BW[a:d] control write enable.BWEISYNCByte write enable. Asserted LOW with GWE = HIGH to enable effect of BW[a:d] inputs.BW[a,b,c,d]ISYNCWrite enables. Used to control write of individual bytes when GWE = HIGH and BWE = Low. If any of BW[a:d] is active with GWE = HIGH and BWE = LOW the cycle is a write cycle. If all BW[a:d] are inactive the cycle is a read cycle.OEIASYNCAsynchronous output enable. I/O pins are driven when OE is active and the chip is in read mode.IBOISTATIC HIGHCount mode. When driven High, count sequence follows Intel XOR convention. When driven Low, count sequence follows linear convention. This signal is internally pulled High. ¹⁸ FTISTATICFlow-through mode.When low, enables single register flow-through mode. Connect to VDD if unused or for pipelined operation.	ADSC	Ι	SYNC	Address strobe controller. Asserted LOW to load a new address or to enter standby mode.
GWEISYNCcontrol write enable.BWEISYNCByte write enable. Asserted LOW with GWE = HIGH to enable effect of BW[a:d] inputs.BW[a,b,c,d]ISYNCWrite enables. Used to control write of individual bytes when GWE = HIGH and BWE = Low. If any of BW[a:d] is active with GWE = HIGH and BWE = LOW the cycle is a write cycle. If all BW[a:d] are inactive the cycle is a read cycle.OEIASYNCAsynchronous output enable. I/O pins are driven when OE is active and the chip is in read mode.LBOISTATIC default = HIGHCount mode. When driven High, count sequence follows Intel XOR convention. When driven Low, count sequence follows linear convention. This signal is internally pulled High. ¹⁸ FTISTATICFlow-through mode.When low, enables single register flow-through mode. Connect to V _{DD} if unused or for pipelined operation.	ADV	Ι	SYNC	Advance. Asserted LOW to continue burst read/write.
BW[a,b,c,d]ISYNCWrite enables. Used to control write of individual bytes when $\overline{GWE} = HIGH$ and $\overline{BWE} =$ Low. If any of $\overline{BW[a;d]}$ is active with $\overline{GWE} = HIGH$ and $\overline{BWE} = LOW$ the cycle is a write cycle. If all $\overline{BW[a;d]}$ are inactive the cycle is a read cycle. \overline{OE} IASYNCAsynchronous output enable. I/O pins are driven when \overline{OE} is active and the chip is in read mode. \overline{DEO} ISTATIC default = HIGHCount mode. When driven High, count sequence follows Intel XOR convention. When driven Low, count sequence follows linear convention. This signal is internally pulled High. ¹⁸ FTISTATICFlow-through mode. When low, enables single register flow-through mode. Connect to V_{DD} if unused or for pipelined operation.	GWE	Ι	SYNC	8
BW[a,b,c,d]ISYNCLow. If any of BW[a:d] is active with GWE = HIGH and BWE = LOW the cycle is a write cycle. If all BW[a:d] are inactive the cycle is a read cycle.OEIASYNCAsynchronous output enable. I/O pins are driven when OE is active and the chip is in read mode.IBOISTATIC default = HIGHCount mode. When driven High, count sequence follows Intel XOR convention. When driven Low, count sequence follows linear convention. This signal is internally pulled High. ¹⁸ FTISTATICFlow-through mode.When low, enables single register flow-through mode. Connect to VDD if unused or for pipelined operation.	BWE	Ι	SYNC	Byte write enable. Asserted LOW with \overline{GWE} = HIGH to enable effect of $\overline{BW[a:d]}$ inputs.
OE I ASYNC mode. IBO I STATIC default = HIGH Count mode. When driven High, count sequence follows Intel XOR convention. When driven Low, count sequence follows linear convention. This signal is internally pulled High. ¹⁸ FT I STATIC Flow-through mode. When low, enables single register flow-through mode. Connect to V _{DD} if unused or for pipelined operation.	BW[a,b,c,d]	Ι	SYNC	Low. If any of $\overline{BW[a:d]}$ is active with $\overline{GWE} = HIGH$ and $\overline{BWE} = LOW$ the cycle is a write
LBOIdefault = HIGHCount mode. When driven High, count sequence follows Intel XOR convention. When driven Low, count sequence follows linear convention. This signal is internally pulled High. ¹⁸ FTISTATICFlow-through mode. When low, enables single register flow-through mode. Connect to V _{DD} if unused or for pipelined operation.	OE	Ι	ASYNC	
V_{DD} if unused or for pipelined operation.	LBO	Ι	default =	Count mode. When driven High, count sequence follows Intel XOR convention. When driven Low, count sequence follows linear convention. This signal is internally pulled High. ¹⁸
ZZ I ASYNC Sleep. Places device in low power mode; data is retained. Connect to GND if unused.	FT	Ι	STATIC	
	ZZ	Ι	ASYNC	Sleep. Places device in low power mode; data is retained. Connect to GND if unused.

Absolute maximum ratings

Parameter	Symbol	Min	Max	Unit
Power supply voltage relative to GND	V _{DD} , V _{DDQ}	-0.5	+4.6	V
Input voltage relative to GND (input pins)	V _{IN}	-0.5	$V_{DD} + 0.5$	V
Input voltage relative to GND (I/O pins)	V _{IN}	-0.5	$V_{DDQ} + 0.5$	V
Power dissipation	PD	-	1.8	W
DC output current	I _{OUT}	-	50	mA
Storage temperature (plastic)	T _{stg}	-65	+150	OO
Temperature under bias	T _{bias}	-65	+135	°С

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect reliability.



Synchronous truth table

- J		ii uiii iu									
CEO	CE1	CE2	ADSP	ADSC	ADV	WEn ¹	OE	Address accessed	CLK	Operation	DQ
Н	Х	Х	Х	L	Х	Х	Х	NA	L to H	Deselect	Hi–Z
L	L	Х	L	Х	Х	Х	Х	NA	L to H	Deselect	Hi–Z
L	L	Х	Н	L	Х	Х	Х	NA	L to H	Deselect	Hi–Z
L	Х	Н	L	Х	Х	Х	Х	NA	L to H	Deselect	Hi–Z
L	Х	Η	Н	L	Х	Х	Х	NA	L to H	Deselect	Hi–Z
L	Н	L	L	Х	Х	Х	L	External	L to H	Begin read	Hi–Z ²
L	Н	L	L	Х	Х	Х	Н	External	L to H	Begin read	Hi–Z
L	Н	L	Н	L	Х	F	L	External	L to H	Begin read	Hi–Z ²
L	Н	L	Н	L	Х	F	Н	External	L to H	Begin read	Hi–Z
Х	Х	Х	Н	Н	L	F	L	Next	L to H	Cont. read	Q
Х	Х	Х	Н	Н	L	F	Н	Next	L to H	Cont. read	Hi–Z
Х	Х	Х	Н	Н	Н	F	L	Current	L to H	Suspend read	Q
Х	Х	Х	Н	Н	Н	F	Н	Current	L to H	Suspend read	Hi–Z
Н	Х	Х	Х	Н	L	F	L	Next	L to H	Cont. read	Q
Н	Х	Х	Х	Н	L	F	Н	Next	L to H	Cont. read	Hi–Z
Н	Х	Х	Х	Н	Н	F	L	Current	L to H	Suspend read	Q
Н	Х	Х	Х	Н	Н	F	Н	Current	L to H	Suspend read	Hi–Z
L	Н	L	Н	L	Х	Т	Х	External	L to H	Begin write	D^3
Х	Х	Х	Н	Н	L	Т	Х	Next	L to H	Cont. write	D
Н	Х	Х	Х	Н	L	Т	Х	Next	L to H	Cont. write	D
Х	Х	Х	Н	Н	Н	Т	Х	Current	L to H	Suspend write	D
Н	Х	Х	Х	Н	Н	Т	Х	Current	L to H	Suspend write	D

Key: X = Don't Care, L = Low, H = High.
¹See "Write enable truth table" on page 2 for more information.
² Q in flow through mode.
³For write operation following a READ, OE must be HIGH before the input data set up time and held HIGH throughout the input hold time.

Recommended operating conditions

Parameter		Symbol	Min	Nominal	Max	Unit
Supply voltage		V _{DD}	3.135	3.3	3.6	V
Supply voltage		V _{SS}	0.0	0.0	0.0	v
3.3V I/O supply		V _{DDQ}	3.135	3.3	3.6	V
voltage		V _{SSQ}	0.0	0.0	0.0	, ,
2.5V I/O supply		V _{DDQ}	2.35	2.5	2.9	V
voltage		V _{SSQ}	0.0	0.0	0.0	
	Address and	V _{IH}	2.0	-	$V_{DD} + 0.3$	V
Input voltages [†]	control pins	V _{IL}	-0.5^{*}	-	0.8	, ,
input voltages	I/O pins	V _{IH}	2.0	-	$V_{DDQ} + 0.3$	V
	i o pino	V _{IL}	-0.5^{*}	_	0.8	•
Ambient operating tem	perature	T _A	0	_	70	°C



* V_{IL} min = -2.0V for pulse width less than 0.2 × t_{RC} . † Input voltage ranges apply to 3.3V I/O operation. For 2.5V I/O operation, contact factory for input specifications.

TQFP thermal resistance

Description	Conditions		Symbol	Typical	Units
Thermal resistance	Test and difference (all and show down down down	1–layer	θ_{JA}	40	°C/W
(junction to ambient) [*]	Test conditions follow standard test methods and procedures for measuring	4-layer	θ_{JA}	22	°C/W
Thermal resistance (junction to top of case) [*]	thermal impedance, per EIA/JESD51		θ_{JC}	8	°C/W

* This parameter is sampled.

DC electrical characteristics

			-1	66	-1	50	-1	33	-1	00	
Parameter	Symbol	Test conditions	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Input leakage current [*]	I _{LI}	$V_{DD} = Max, V_{IN} = GND \text{ to } V_{DD}$	_	2	_	2	_	2	_	2	μA
Output leakage current	I _{LO}	$\overline{\text{OE}} \ge V_{\text{IH}}, V_{\text{DD}} = \text{Max}, \\ V_{\text{OUT}} = \text{GND to } V_{\text{DD}}$	_	2	_	2	_	2	_	2	μA
Operating power supply current	I _{CC}	$\label{eq:ceo} \begin{split} \overline{\text{CEO}} &= \text{V}_{\text{IL}}, \ \text{CE1} = \text{V}_{\text{IH}}, \ \overline{\text{CE2}} = \text{V}_{\text{IL}}, \\ f &= f_{\text{Max}}, \ \text{I}_{\text{OUT}} = 0 \ \text{mA} \end{split}$	-	475	_	450	-	425	_	325	mA
	I _{SB}	Deselected, $f = f_{Max}$, $ZZ \le V_{IL}$	-	130	-	110	-	100	-	90	
Standby power supply current	I _{SB1}	$\begin{array}{l} Deselected, \ f=0, \ ZZ \leq 0.2V \\ all \ V_{IN} \leq 0.2V \ or \geq V_{DD} - 0.2V \end{array}$	_	30	_	30	_	30	-	30	mA
	I _{SB2}	$ \begin{array}{l} \text{Deselected, } f = f_{Max}\text{, } ZZ \geq V_{DD} - 0.2V \\ \text{All } V_{IN} \leq V_{IL} \text{ or } \geq V_{IH} \end{array} $	-	30	_	30	-	30	_	30	
Output voltage	V _{OL}	$I_{OL} = 8 \text{ mA}, V_{DDQ} = 3.465 \text{V}$	-	0.4	_	0.4	-	0.4	1	0.4	V
Sulput Voltage	V _{OH}	$I_{OH} = -4 \text{ mA}, V_{DDQ} = 3.135 \text{V}$	2.4	-	2.4	_	2.4	_	2.4	-	, v

* $\overline{\text{LBO}}$ pin has an internal pull-up and input leakage = $\pm 10~\mu a.$

Note: ICC given with no output loading. ICC increases with faster cycles times and greater output loading.

DC electrical characteristics for 2.5V I/O operation

			-1	66	-1	50	-1	33	-1	00	
Parameter	Symbol	Test conditions	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Output leakage current	I _{LO}	$\overline{\text{OE}} \ge \text{V}_{\text{IH}}, \text{ V}_{\text{DD}} = \text{Max},$ $\text{V}_{\text{OUT}} = \text{GND to V}_{\text{DD}}$	-1	1	-1	1	-1	1	-1	1	μA
Output voltage	V _{OL}	$I_{OL} = 2 \text{ mA}, V_{DDQ} = 2.65 \text{V}$	-	0.7	-	0.7	-	0.7	-	0.7	V
Output voltage	V _{OH}	$I_{OH} = -2 \text{ mA}, V_{DDQ} = 2.35 \text{V}$	1.7	-	1.7	_	1.7	-	1.7	-	, v




Timing characteristics over operating range

		-1	66	-1	50	-1	33	-1	00		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes*
Clock frequency	f _{Max}	_	166	-	150	-	133	-	100	MHz	
Cycle time (pipelined mode)	t _{CYC}	6	-	6.6	-	7.5	-	10	-	ns	
Cycle time (flow-through mode)	t _{CYCF}	10	-	10	-	12	-	12	-	ns	
Clock access time (pipelined mode)	t _{CD}	_	3.5	-	3.8	-	4.0	-	5.0	ns	
Clock access time (flow-through mode)	t _{CDF}	_	9	_	10	_	10	_	12	ns	
Output enable LOW to data valid	t _{OE}	-	3.5	-	3.8	-	4.0	-	5.0	ns	
Clock HIGH to output Low Z	t _{LZC}	0	-	0	-	0	-	0	-	ns	2,3,4
Data output invalid from clock HIGH	t _{OH}	1.5	-	1.5	-	1.5	-	1.5	-	ns	2
Output enable LOW to output Low Z	t _{LZOE}	0	-	0	-	0	-	0	-	ns	2,3,4
Output enable HIGH to output High Z	t _{HZOE}	-	3.5	-	3.8	-	4.0	-	4.5	ns	2,3,4
Clock HIGH to output High Z	t _{HZC}	-	3.5	-	3.8	-	4.0	-	5.0	ns	2,3,4
Output enable HIGH to invalid output	t _{OHOE}	0	-	0	-	0	-	0	-	ns	
Clock HIGH pulse width	t _{CH}	2.4	-	2.5	-	2.5	-	3.5	-	ns	5
Clock LOW pulse width	t _{CL}	2.4	-	2.5	-	2.5	_	3.5	_	ns	5
Address setup to clock HIGH	t _{AS}	1.5	-	1.5	-	1.5	-	2.0	-	ns	6
Data setup to clock HIGH	t _{DS}	1.5	-	1.5	-	1.5	-	2.0	-	ns	6
Write setup to clock HIGH	t _{WS}	1.5	-	1.5	_	1.5	_	2.0	_	ns	6,7
Chip select setup to clock HIGH	t _{CSS}	1.5	-	1.5	_	1.5	_	2.0	_	ns	6,8
Address hold from clock HIGH	t _{AH}	0.5	-	0.5	-	0.5	-	0.5	-	ns	6
Data hold from clock HIGH	t _{DH}	0.5	-	0.5	-	0.5	_	0.5	_	ns	6
Write hold from clock HIGH	t _{WH}	0.5	-	0.5	_	0.5	_	0.5	_	ns	6,7
Chip select hold from clock HIGH	t _{CSH}	0.5	-	0.5	-	0.5	-	0.5	-	ns	6,8
ADV setup to clock HIGH	t _{ADVS}	1.5	-	1.5	-	1.5	-	2.0	-	ns	6
ADSP setup to clock HIGH	t _{ADSPS}	1.5	-	1.5	-	1.5	-	2.0	-	ns	6
ADSC setup to clock HIGH	t _{ADSCS}	1.5	-	1.5	-	1.5	-	2.0	-	ns	6
ADV hold from clock HIGH	t _{ADVH}	0.5	-	0.5	_	0.5	-	0.5	_	ns	6
ADSP hold fromclock HIGH	t _{ADSPH}	0.5	-	0.5	-	0.5	-	0.5	-	ns	6
ADSC hold from clock HIGH	t _{ADSCH}	0.5	-	0.5	_	0.5	_	0.5	_	ns	6

*See "Notes" on page 10.


Key to switching waveforms



Section Falling input


Undefined/don't care






Note: $\dot{Y} = XOR$ when MODE = HIGH/No Connect; $\dot{Y} = ADD$ when MODE = LOW. BW[a:d] is don't care.





Note: $\acute{Y} = XOR$ when MODE = HIGH/No Connect; $\acute{Y} = ADD$ when MODE = LOW.





Note: $\dot{Y} = XOR$ when MODE = HIGH/No Connect; $\dot{Y} = ADD$ when MODE = LOW.


+3.3V for 3.3V I/O;

Thevenin equivalent:



AC test conditions


- Output load: see Figure B, except for $t_{\text{LZC}},\,t_{\text{LZOE}},\,t_{\text{HZOE}},\,t_{\text{HZC}},$ see Figure C.
- Input pulse level: GND to 3V. See Figure A.
- Input rise and fall time (measured at 0.3V and 2.7V): 2 ns. See Figure A.
- Input and output timing reference levels: 1.5V.



Notes

- 1 For test conditions, see AC Test Conditions, Figures A, B, C.
- 2 This parameter measured with output load condition in Figure C.
- 3 This parameter is sampled, but not 100% tested.
- $4 \quad t_{HZOE} \text{ is less than } t_{LZOE} \text{; and } t_{HZC} \text{ is less than } t_{LZC} \text{ at any given temperature and voltage.}$
- 5 tCH measured as HIGH above VIH and tCL measured as LOW below VIL.
- 6 This is a synchronous device. All addresses must meet the specified setup and hold times for all rising edges of CLK. All other synchronous inputs must meet the setup and hold times for all rising edges of CLK when chip is enabled.
- 7 Write refers to <u>GWE</u>, <u>BWE</u>, <u>BW[a:d]</u>.
- 8 Chip select refers to CEO, CE1, CE2.

Package Dimensions 100-pin quad flat pack (TQFP)





Ordering information

-166 MHz	–150 MHz	–133 MHz	-100 MHz
AS7C33256PFS32A-166TQC	AS7C33256PFS32A-150TQC	AS7C33256PFS32A-133TQC	AS7C33256PFS32A-100TQC
AS7C33256PFS32A-166TQI	AS7C33256PFS32A-150TQI	AS7C33256PFS32A-133TQI	AS7C33256PFS32A-100TQI
AS7C33256PFS36A-166TQC	AS7C33256PFS36A-150TQC	AS7C33256PFS36A-133TQC	AS7C33256PFS36A-100TQC
AS7C33256PFS36A-166TQI	AS7C33256PFS36A-150TQI	AS7C33256PFS36A-133TQI	AS7C33256PFS36A-100TQI
	AS7C33256PFS32A-166TQC AS7C33256PFS32A-166TQI AS7C33256PFS36A-166TQC	AS7C33256PFS32A-166TQC AS7C33256PFS32A-150TQC AS7C33256PFS32A-166TQI AS7C33256PFS32A-150TQI AS7C33256PFS36A-166TQC AS7C33256PFS36A-150TQC	AS7C33256PFS32A-166TQC AS7C33256PFS32A-150TQC AS7C33256PFS32A-133TQC AS7C33256PFS32A-166TQI AS7C33256PFS32A-150TQI AS7C33256PFS32A-133TQI AS7C33256PFS36A-166TQC AS7C33256PFS36A-150TQC AS7C33256PFS36A-133TQC

Part numbering guide

AS7C	33	256	PF	S	32/36	Α	-XXX	TQ	C/I
1	2	3	4	5	6	7	8	9	10

1. Alliance Semiconductor SRAM prefix

2.Operating voltage: 33=3.3V

3.Organization: 256=256K

4.Pipeline-Flowthrough (each device works in both modes)

5.Deselect: S=Single cycle deselect

6.Organization: 32=x32; 36=x36

7.Production version: A=first production version

8. Clock speed (MHz)

9.Package type: TQ=TQFP

10.Operating temperature: C=Commercial (0° C to 70° C); I=Industrial (-40° C to 85° C)

ALLIANCE SEMICONDUCTOR

11

Copyright ©2000 Alliance Semiconductor Corporation (Alliance)'s three-point logo, our name, and IntelliwattTM are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this web site and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this web site. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as expressly agreed to in Alliance's Terms and Conditions of Sale (available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not rolate any patent rights, copyrights, mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.