

Features

- AS7C513 (5V version)
- AS7C3513 (3.3V version)
- Industrial and commercial temperature
- Organization: 32,768 words × 16 bits
- Center power and ground pins
- High speed
 - 12/15/20 ns address access time
- 6,7,8 ns output enable access time
- Low power consumption: ACTIVE
- 800 mW (AS7C513) / max @ 12 ns
- 432 mW (AS7C3513) / max @ 12 ns


Logic block diagram

A0 V_{CC} A1 decoder A2 $32K \times 16$ GND A3 Array A4 Row A5 A6 Α7 I/O buffer I/O0–I/O7 Control circuit I/O8–I/O15 Column decoder WE A12 IIB OE LB CF

- Low power consumption: STANDBY
- 28 mW (AS7C513) / max CMOS
- 18 mW (AS7C3513) / max CMOS
- 2.0V data retention
- Easy memory expansion with \overline{CE} , \overline{OE} inputs
- TTL-compatible, three-state I/O
- 44-pin JEDEC standard package
 - 400 mil SOJ
 - 400 mil TSOP II
- ESD protection \geq 2000 volts
- Latch-up current \geq 200 mA

Pin arrangement

44-Pin SOJ, TSOP II (400 mil)



Selection guide

Seree Baras					
		AS7C513-12 AS7C3513-12	AS7C513-15 AS7C3513-15	AS7C513-20 AS7C3513-20	Unit
Maximum address access time		12	15	20	ns
Maximum output enable access time	5	7	9	ns	
Mariana and the amount	AS7C513	160	150	140	mA
Maximum operating current	AS7C3513	120	110	100	mA
	AS7C513	5	5	5	mA
Maximum CMOS standby current	AS7C3513	5	5	5	mA

Shaded areas indicate advance information.

P. 1 of 10

Functional description

The AS7C513 and the AS7C513 are high performance CMOS 524,288-bit Static Random Access Memory (SRAM) devices organized as 32,768 words \times 16 bits. They are designed for memory applications where fast data access, low power, and simple interfacing are desired.

Equal address access and cycle times (t_{AA} , t_{RC} , t_{WC}) of 12/15/20 ns with output enable access times (t_{OE}) of 6,7,8 ns are ideal for high performance applications. The chip enable input \overline{CE} permits easy memory expansion with multiple-bank memory systems.

When \overline{CE} is high, the devices enter standby mode. The AS7C513 and AS7C513 are guaranteed not to exceed 28/18 mW power consumption in CMOS standby mode. The devices also offer 2.0V data retention.

A write cycle is accomplished by asserting write enable (\overline{WE}), (\overline{UB}) and/or (\overline{LB}), and chip enable (\overline{CE}). Data on the input pins I/O0-I/O7, and/or I/O8–I/O15, is written on the rising edge of \overline{WE} (write cycle 1) or \overline{CE} (write cycle 2). To avoid bus contention, external devices should drive I/O pins only after outputs have been disabled with output enable (\overline{OE}) or write enable (\overline{WE}).

A read cycle is accomplished by asserting output enable (\overline{OE}), (\overline{UB}) and (\overline{LB}), and chip enable (\overline{CE}), with write enable (\overline{WE}) high. The chips drive I/O pins with the data word referenced by the input address. When either chip enable or output enable is inactive, or write enable is active, or (\overline{UB}) and (\overline{LB}), output drivers stay in high-impedance mode.

The devices provide multiple center power and ground pins, and separate byte enable controls, allowing individual bytes to be written and read. \overline{LB} controls the lower bits, I/O0–I/O7, and \overline{UB} controls the higher bits, I/O8–I/O15.

All chip inputs and outputs are TTL-compatible. The AS7C513 and AS7C3513 are packaged in common industry standard packages.

Absolute maximum ratings

Parameter	Device	Symbol	Min	Max	Unit
Voltage on V relative to CND	AS7C513	V _{t1}	-0.50	+7.0	V
Voltage on V _{CC} relative to GND	AS7C3513	V _{t1}	-0.50	+5.0	V
Voltage on any pin relative to GND		V _{t2}	-0.50	V _{CC} +0.50	V
Power dissipation		P _D	_	1.0	W
Storage temperature (plastic)		T _{stg}	-65	+150	° C
Ambient temperature with V_{CC} applied		T _{bias}	-55	+125	° C
DC current into outputs (low)		I _{OUT}	_	50	mA

NOTE: Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Truth table

CE	WE	ŌĒ	LB	UB	I/O0–I/O7	I/O8–I/O15	Mode
Н	Х	Х	Х	Х	High Z	High Z	Standby (I _{SB} , I _{SBI})
L	Н	L	L	Н	D _{OUT}	High Z	Read I/O0–I/O7 (I _{CC})
L	Η	L	Н	L	High Z	D _{OUT}	Read I/O8–I/O15 (I _{CC})
L	Η	L	L	L	D _{OUT}	D _{OUT}	Read I/O0–I/O15 (I _{CC})
L	L	Х	L	L	D _{IN}	D _{IN}	Write I/O0–I/O15 (I _{CC})
L	L	Х	L	Н	D _{IN}	High Z	Write I/O0–I/O7 (I _{CC})
L	L	Х	Н	L	High Z	D _{IN}	Write I/O8–I/O15 (I _{CC})
L L	H X	H X	X H	X H	High Z	High Z	Output disable (I _{CC})

Key: X = Don't care; L = Low; H = High



Recommended operating conditions

Parameter		Device	Symbol	Min	Typical	Max	Unit
Supply voltage		AS7C513	V _{CC}	4.5	5.0	5.5	V
		AS7C3513	V _{CC}	3.0	3.3	3.6	V
	AS7C513	V _{IH}	2.2	-	$V_{CC} + 0.5$	V	
Input voltage		AS7C3513	V _{IH}	2.0	-	$V_{CC} + 0.5$	
			V _{IL}	-0.5†	-	0.8	V
	commercial		T _A	0	-	70	° C
Ambient operating temperature	industrial		T _A	-40	_	05	° C

[†] $V_{IL} \min = -3.0V$ for pulse width less than $t_{RC}/2$.

DC operating characteristics (over the operating range)^I

				- 1	12	- 1	5	-2	20		
Parameter	Symbol	Test conditions	Device	Min	Max	Min	Max	Min	Max	Unit	
Input leakage current	I _{LI}	$V_{CC} = Max$ $V_{IN} = GND$ to V_{CC}		_	1	_	1		1	μΑ	
Output leakage current	I _{lo}	$V_{CC} = Max$ $V_{OUT} = GND$ to V_{CC}		-	1	-	1	_	1	μΑ	
Operating power supply	$V_{CC} = Max, CE \le V_{IL}$		AS7C513	_	160	_	150		140	mA	
current	I _{CC}	$f = f_{Max}$, $I_{OUT} = 0mA$	AS7C3513	_	120	—	110		100	IIIA	
	т	$V_{CC} = Max, CE \le V_{IL}$	AS7C513	_	40	_	40		40	mA	
Standby power supply	I _{SB}	$\mathbf{f}=\mathbf{f}_{Max}$, $\mathbf{I}_{OUT}=0\mathbf{m}\mathbf{A}$	AS7C3513	-	40	-	40	_	40		
current		$V_{CC} = Max, \overline{CE} \ge V_{CC} - 0.2V$	AS7C513	-	3	-	3	_	3		
	I_{SB1}	$V_{IN} \le GND + 0.2V$ or $V_{IN} \ge V_{CC} - 0.2V$, f = 0	AS7C3513	_	3	_	3	_	3	mA	
Output voltage	V_{OL} $I_{OL} = 8 \text{ mA}, V_{CC} = M$			_	0.4	—	0.4	-	0.4	V	
Output voltage	V _{OH}	$I_{OH} = -4 \text{ mA}, V_{CC} = \text{Min}$		2.4	_	2.4	_	2.4	_	V	

Shaded areas indicate advance information.

Capacitance (f = 1MHz, $T_a = 25^{\circ}$ C, $V_{CC} = \text{NOMINAL})^2$

Parameter	Symbol	Signals	Test conditions	Max	Unit
Input capacitance	C _{IN}	A, $\overline{\text{CE}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$, $\overline{\text{LB}}$, $\overline{\text{UB}}$	$V_{in} = 0V$	5	pF
I/O capacitance	C _{I/O}	I/O	$V_{\rm in} = V_{\rm out} = 0V$	7	pF



Read cycle (over the operating range) ^{3,9}

		-]	2	- :	15	-2	20		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Read cycle time	t _{RC}	12	-	15	-	20	-	ns	
Address access time	t _{AA}	-	12	-	15	-	20	ns	3
Chip enable (\overline{CE}) access time	t _{ACE}	-	12	-	15	-	20	ns	3
Output enable (\overline{OE}) access time	t _{OE}	-	6	-	7	-	8	ns	
Output hold from address change	t _{OH}	3	-	4	_	4	_	ns	5
\overline{CE} Low to output in low Z	t _{CLZ}	0	_	0	_	0	_	ns	4,5
\overline{CE} High to output in high Z	t _{CHZ}	-	6	-	7	-	8	ns	4,5
\overline{OE} Low to output in low Z	t _{OLZ}	0	-	0	_	0	_	ns	4,5
Byte select access time	t _{BA}	-	6	-	7	-	8	ns	
Byte select Low to low Z	t _{BLZ}	0	-	0	_	0	_	ns	4,5
Byte select High to high Z	t _{BHZ}	-	6	-	7	-	9	ns	4,5
OE High to output in high Z	t _{OHZ}	_	6	_	7	_	9	ns	4,5
Power up time	t _{PU}	0	_	0	_	0	_	ns	4,5
Power down time	t _{PD}	_	12	_	15	_	20	ns	4,5


Shaded areas indicate advance information. Key to switching waveforms

Rising input


Falling input

Undefined output/don't care

Read waveform 1 (address controlled)^{3,6,7,9}



Read waveform 2 (\overline{CE} , \overline{OE} , UB, LB controlled)^{3,6,8,9}






Write cycle (over the operating range)^{II}


		- 1	12	- 1	15	-2	20		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Write cycle time	t _{WC}	12	-	15	-	20	-	ns	
Chip enable (\overline{CE}) to write end	t _{CW}	9	-	10	-	12	_	ns	
Address setup to write end	t _{AW}	8	-	10	-	12	_	ns	
Address setup time	t _{AS}	0	-	0	-	0	_	ns	
Write pulse width	t _{WP}	8	_	10	—	12	_	ns	
Address hold from end of write	t _{AH}	0	-	0	-	0	_	ns	
Data valid to write end	t _{DW}	6	-	8	-	10	_	ns	
Data hold time	t _{DH}	0	_	0	_	0	—	ns	5
Write enable to output in high Z	t _{WZ}	_	6	_	7	_	9	ns	4,5
Output active from write end	t _{OW}	3	_	3	_	3	_	ns	4,5
Byte select Low to end of write	t _{BW}	8	-	9	-	12	-	ns	

Shaded areas indicate advance information.

Write waveform $1(\overline{WE} \text{ controlled})^{10,11}$



Write waveform 2 ($\overline{\text{CE}}$ controlled)^{10,11}






Data retention characteristics (ove	er the operating	(Talige)			
Parameter	Symbol	Test conditions	Min	Max	Unit
V _{CC} for data retention	V _{DR}		2.0	—	V
Data retention current	I _{CCDR}	$V_{CC} = 2.0V$	_	500	μA
Chip deselect to data retention time	t _{CDR}	$\overline{\text{CE}} \ge \text{V}_{\text{CC}} - 0.2 \text{V}$	0	—	ns
Operation recovery time	t _R	$V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$	t _{RC}	—	ns
Input leakage current	I _{LI}	V _{IN} = 0.2 V	_	1	μA

Data retention characteristics (over the operating range)^{I3}

Data retention waveform



AC test conditions

+3.0V

GND -

10%

- Output load: see Figure B or Figure C.
- Input pulse level: GND to 3.0V. See Figure A.
- Input rise and fall times: 2 ns. See Figure A.
- Input and output timing reference levels: 1.5V.





Figure B: 5V Output load



D_{out} +3.3V

3509

Figure C: 3.3V Output load

Notes

1 During V_{CC} power-up, a pull-up resistor to V_{CC} on \overline{CE} is required to meet I_{SB} specification.


10%

- 2 This parameter is sampled, but not 100% tested.
- 3 For test conditions, see *AC* Test Conditions, Figures A, B, and C.

Figure A: Input pulse


- 4 These parameters are specified with $C_L = 5pF$, as in Figures B or C. Transition is measured $\pm 500mV$ from steady-state voltage.
- 5 This parameter is guaranteed, but not 100% tested.
- 6 WE is High for read cycle.
- 7 $\overline{\text{CE}}$ and $\overline{\text{OE}}$ are Low for read cycle.
- 8 Address valid prior to or coincident with $\overline{\text{CE}}$ transition Low.
- 9 All read cycle timings are referenced from the last valid address to the first transitioning address.
- 10 CE or WE must be High during address transitions. Either CE or WE asserting high terminates a write cycle.
- 11 All write cycle timings are referenced from the last valid address to the first transitioning address.
- 12 Not applicable.
- 13 2V data retention applies to the commercial operating range only.
- 14 C=30pF, except on High Z and Low Z parameters, where C=5pF.







Package dimensions



	44-pin	TSOP II			
	Min (mm)	Max (mm)			
А		1.2			
A ₁	0.05				
A ₂	0.95	1.05			
b	0.25	0.45			
с	0.15 (t	ypical)			
d	18.28	18.54			
e	10.06	10.26			
H _e	11.56	11.96			
E	0.80 (typical)				
1	0.40 0.60				

	44-pi	n SOJ					
	400 mil						
	Min	Max					
Α	0.128	0.148					
A1	0.025	-					
A2	1.105	1.115					
В	0.026	0.032					
Ь	0.015	0.020					
с	0.007	0.013					
D	1.120	1.130					
Е	0.370	NOM					
E1	0.395	0.405					
E2	0.435	0.445					
e	0.050 NOM						

Ordering codes

Package\Access time	Volt/Temp	12 ns	15 ns	20 ns
Plastic SOJ, 400 mil	5V commercial	AS7C513-12JC	AS7C513-15JC	AS7C513-20JC
	3.3V commercial	AS7C3513-12JC	AS7C3513-15JC	AS7C3513-20JC
TCOD II. 19 49/10 2 mm	5V commercial	AS7C513-12TC	AS7C513-15TC	AS7C513-20TC
TSOP II, 18.4×10.2 mm	3.3V commercial	AS7C3513-12TC	AS7C3513-15TC	AS7C3513-20TC

NA: not available.

Part numbering system

AS7C	Х		513	–XX	Х	С
SRAM prefix	Voltage:Blank 3	= 5V CMOS = 3.3V CMOS	Device number	Access time	Package: J = SOJ 400 mil T = TSOP II, 18.4×10.2 mm	Commercial temperature range: 0 °C to 70 °C Industrial temperature range: -40C to 85C

3/23/01; v.1.0

Alliance Semiconductor

R

P. 9 of 10

© Copyright Alliance Semiconductor Corporation. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product dats sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance brech not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the ale and/or use of Alliance's Sale (which are available from Alliance) falses of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights, mask works rights, trademarks, or any other intellectual property rights of Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use

